1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
2 | /* |
3 | * OMAP44xx Clock Management register bits |
4 | * |
5 | * Copyright (C) 2009-2012 Texas Instruments, Inc. |
6 | * Copyright (C) 2009-2010 Nokia Corporation |
7 | * |
8 | * Paul Walmsley (paul@pwsan.com) |
9 | * Rajendra Nayak (rnayak@ti.com) |
10 | * Benoit Cousson (b-cousson@ti.com) |
11 | * |
12 | * This file is automatically generated from the OMAP hardware databases. |
13 | * We respectfully ask that any modifications to this file be coordinated |
14 | * with the public linux-omap@vger.kernel.org mailing list and the |
15 | * authors above to ensure that the autogeneration scripts are kept |
16 | * up-to-date with the file contents. |
17 | */ |
18 | |
19 | #ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_44XX_H |
20 | #define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_44XX_H |
21 | |
22 | #define OMAP4430_ABE_STATDEP_SHIFT 3 |
23 | #define OMAP4430_CLKTRCTRL_SHIFT 0 |
24 | #define OMAP4430_CLKTRCTRL_MASK (0x3 << 0) |
25 | #define OMAP4430_DSS_STATDEP_SHIFT 8 |
26 | #define OMAP4430_DUCATI_STATDEP_SHIFT 0 |
27 | #define OMAP4430_GFX_STATDEP_SHIFT 10 |
28 | #define OMAP4430_IDLEST_SHIFT 16 |
29 | #define OMAP4430_IDLEST_MASK (0x3 << 16) |
30 | #define OMAP4430_IVAHD_STATDEP_SHIFT 2 |
31 | #define OMAP4430_L3INIT_STATDEP_SHIFT 7 |
32 | #define OMAP4430_L3_1_STATDEP_SHIFT 5 |
33 | #define OMAP4430_L3_2_STATDEP_SHIFT 6 |
34 | #define OMAP4430_L4CFG_STATDEP_SHIFT 12 |
35 | #define OMAP4430_L4PER_STATDEP_SHIFT 13 |
36 | #define OMAP4430_L4SEC_STATDEP_SHIFT 14 |
37 | #define OMAP4430_L4WKUP_STATDEP_SHIFT 15 |
38 | #define OMAP4430_MEMIF_STATDEP_SHIFT 4 |
39 | #define OMAP4430_MODULEMODE_SHIFT 0 |
40 | #define OMAP4430_MODULEMODE_MASK (0x3 << 0) |
41 | #define OMAP4430_TESLA_STATDEP_SHIFT 1 |
42 | #endif |
43 | |