1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
2 | /* |
3 | * OMAP3430 Power/Reset Management register bits |
4 | * |
5 | * Copyright (C) 2007-2008 Texas Instruments, Inc. |
6 | * Copyright (C) 2007-2008 Nokia Corporation |
7 | * |
8 | * Written by Paul Walmsley |
9 | */ |
10 | #ifndef __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_34XX_H |
11 | #define __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_34XX_H |
12 | |
13 | |
14 | #include "prm3xxx.h" |
15 | |
16 | #define OMAP3430_ERROROFFSET_MASK (0xff << 24) |
17 | #define OMAP3430_ERRORGAIN_MASK (0xff << 16) |
18 | #define OMAP3430_INITVOLTAGE_MASK (0xff << 8) |
19 | #define OMAP3430_TIMEOUTEN_MASK (1 << 3) |
20 | #define OMAP3430_INITVDD_MASK (1 << 2) |
21 | #define OMAP3430_FORCEUPDATE_MASK (1 << 1) |
22 | #define OMAP3430_VPENABLE_MASK (1 << 0) |
23 | #define OMAP3430_SMPSWAITTIMEMIN_SHIFT 8 |
24 | #define OMAP3430_VSTEPMIN_SHIFT 0 |
25 | #define OMAP3430_SMPSWAITTIMEMAX_SHIFT 8 |
26 | #define OMAP3430_VSTEPMAX_SHIFT 0 |
27 | #define OMAP3430_VDDMAX_SHIFT 24 |
28 | #define OMAP3430_VDDMIN_SHIFT 16 |
29 | #define OMAP3430_TIMEOUT_SHIFT 0 |
30 | #define OMAP3430_VPVOLTAGE_MASK (0xff << 0) |
31 | #define OMAP3430_EN_PER_SHIFT 7 |
32 | #define OMAP3430_LOGICSTATEST_MASK (1 << 2) |
33 | #define OMAP3430_LASTLOGICSTATEENTERED_MASK (1 << 2) |
34 | #define OMAP3430_LASTPOWERSTATEENTERED_MASK (0x3 << 0) |
35 | #define OMAP3430_GRPSEL_MCBSP5_MASK (1 << 10) |
36 | #define OMAP3430_GRPSEL_MCBSP1_MASK (1 << 9) |
37 | #define OMAP3630_GRPSEL_UART4_MASK (1 << 18) |
38 | #define OMAP3430_GRPSEL_GPIO6_MASK (1 << 17) |
39 | #define OMAP3430_GRPSEL_GPIO5_MASK (1 << 16) |
40 | #define OMAP3430_GRPSEL_GPIO4_MASK (1 << 15) |
41 | #define OMAP3430_GRPSEL_GPIO3_MASK (1 << 14) |
42 | #define OMAP3430_GRPSEL_GPIO2_MASK (1 << 13) |
43 | #define OMAP3430_GRPSEL_UART3_MASK (1 << 11) |
44 | #define OMAP3430_GRPSEL_GPT8_MASK (1 << 9) |
45 | #define OMAP3430_GRPSEL_GPT7_MASK (1 << 8) |
46 | #define OMAP3430_GRPSEL_GPT6_MASK (1 << 7) |
47 | #define OMAP3430_GRPSEL_GPT5_MASK (1 << 6) |
48 | #define OMAP3430_GRPSEL_MCBSP4_MASK (1 << 2) |
49 | #define OMAP3430_GRPSEL_MCBSP3_MASK (1 << 1) |
50 | #define OMAP3430_GRPSEL_MCBSP2_MASK (1 << 0) |
51 | #define OMAP3430_GRPSEL_GPIO1_MASK (1 << 3) |
52 | #define OMAP3430_GRPSEL_GPT12_MASK (1 << 1) |
53 | #define OMAP3430_GRPSEL_GPT1_MASK (1 << 0) |
54 | #define OMAP3430_RST3_IVA2_MASK (1 << 2) |
55 | #define OMAP3430_RST2_IVA2_MASK (1 << 1) |
56 | #define OMAP3430_RST1_IVA2_MASK (1 << 0) |
57 | #define OMAP3430_L2FLATMEMONSTATE_MASK (0x3 << 22) |
58 | #define OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK (0x3 << 20) |
59 | #define OMAP3430_L1FLATMEMONSTATE_MASK (0x3 << 18) |
60 | #define OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK (0x3 << 16) |
61 | #define OMAP3430_L2FLATMEMRETSTATE_MASK (1 << 11) |
62 | #define OMAP3430_SHAREDL2CACHEFLATRETSTATE_MASK (1 << 10) |
63 | #define OMAP3430_L1FLATMEMRETSTATE_MASK (1 << 9) |
64 | #define OMAP3430_SHAREDL1CACHEFLATRETSTATE_MASK (1 << 8) |
65 | #define OMAP3430_L2FLATMEMSTATEST_MASK (0x3 << 10) |
66 | #define OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK (0x3 << 8) |
67 | #define OMAP3430_L1FLATMEMSTATEST_MASK (0x3 << 6) |
68 | #define OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK (0x3 << 4) |
69 | #define OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK (0x3 << 10) |
70 | #define OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK (0x3 << 8) |
71 | #define OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT 25 |
72 | #define OMAP3430_VP2_TRANXDONE_ST_MASK (1 << 21) |
73 | #define OMAP3430_VP1_TRANXDONE_ST_MASK (1 << 15) |
74 | #define OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT 8 |
75 | #define OMAP3430_MPU_DPLL_ST_SHIFT 7 |
76 | #define OMAP3430_PERIPH_DPLL_ST_SHIFT 6 |
77 | #define OMAP3430_CORE_DPLL_ST_SHIFT 5 |
78 | #define OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT 25 |
79 | #define OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT 8 |
80 | #define OMAP3430_MPU_DPLL_RECAL_EN_SHIFT 7 |
81 | #define OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT 6 |
82 | #define OMAP3430_CORE_DPLL_RECAL_EN_SHIFT 5 |
83 | #define OMAP3430_PM_WKDEP_MPU_EN_DSS_SHIFT 5 |
84 | #define OMAP3430_PM_WKDEP_MPU_EN_IVA2_SHIFT 2 |
85 | #define OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK (1 << 1) |
86 | #define OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RST_MASK (1 << 0) |
87 | #define OMAP3430_LASTMEM2STATEENTERED_MASK (0x3 << 6) |
88 | #define OMAP3430_LASTMEM1STATEENTERED_MASK (0x3 << 4) |
89 | #define OMAP3430_EN_IO_CHAIN_MASK (1 << 16) |
90 | #define OMAP3430_EN_IO_MASK (1 << 8) |
91 | #define OMAP3430_EN_GPIO1_MASK (1 << 3) |
92 | #define OMAP3430_ST_IO_CHAIN_MASK (1 << 16) |
93 | #define OMAP3430_ST_IO_MASK (1 << 8) |
94 | #define OMAP3430_SYS_CLKIN_SEL_SHIFT 0 |
95 | #define OMAP3430_SYS_CLKIN_SEL_WIDTH 3 |
96 | #define OMAP3430_CLKOUT_EN_SHIFT 7 |
97 | #define OMAP3430_PM_WKEN_DSS_EN_DSS_MASK (1 << 0) |
98 | #define OMAP3430ES2_SAVEANDRESTORE_SHIFT 4 |
99 | #define OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT 16 |
100 | #define OMAP3430_PRM_VC_SMPS_SA_SA1_MASK (0x7f << 16) |
101 | #define OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT 0 |
102 | #define OMAP3430_PRM_VC_SMPS_SA_SA0_MASK (0x7f << 0) |
103 | #define OMAP3430_VOLRA1_MASK (0xff << 16) |
104 | #define OMAP3430_VOLRA0_MASK (0xff << 0) |
105 | #define OMAP3430_CMDRA1_MASK (0xff << 16) |
106 | #define OMAP3430_CMDRA0_MASK (0xff << 0) |
107 | #define OMAP3430_VC_CMD_ON_SHIFT 24 |
108 | #define OMAP3430_VC_CMD_ON_MASK (0xFF << 24) |
109 | #define OMAP3430_VC_CMD_ONLP_SHIFT 16 |
110 | #define OMAP3430_VC_CMD_RET_SHIFT 8 |
111 | #define OMAP3430_VC_CMD_OFF_SHIFT 0 |
112 | #define OMAP3430_SREN_MASK (1 << 4) |
113 | #define OMAP3430_HSEN_MASK (1 << 3) |
114 | #define OMAP3430_MCODE_MASK (0x7 << 0) |
115 | #define OMAP3430_VALID_MASK (1 << 24) |
116 | #define OMAP3430_DATA_SHIFT 16 |
117 | #define OMAP3430_REGADDR_SHIFT 8 |
118 | #define OMAP3430_SLAVEADDR_SHIFT 0 |
119 | #define OMAP3430_ICECRUSHER_RST_SHIFT 10 |
120 | #define OMAP3430_ICEPICK_RST_SHIFT 9 |
121 | #define OMAP3430_VDD2_VOLTAGE_MANAGER_RST_SHIFT 8 |
122 | #define OMAP3430_VDD1_VOLTAGE_MANAGER_RST_SHIFT 7 |
123 | #define OMAP3430_EXTERNAL_WARM_RST_SHIFT 6 |
124 | #define OMAP3430_SECURE_WD_RST_SHIFT 5 |
125 | #define OMAP3430_MPU_WD_RST_SHIFT 4 |
126 | #define OMAP3430_SECURITY_VIOL_RST_SHIFT 3 |
127 | #define OMAP3430_GLOBAL_SW_RST_SHIFT 1 |
128 | #define OMAP3430_GLOBAL_COLD_RST_SHIFT 0 |
129 | #define OMAP3430_GLOBAL_COLD_RST_MASK (1 << 0) |
130 | #define OMAP3430_PRM_VOLTCTRL_SEL_VMODE (1 << 4) |
131 | #define OMAP3430_PRM_VOLTCTRL_SEL_OFF (1 << 3) |
132 | #define OMAP3430_PRM_VOLTCTRL_AUTO_OFF (1 << 2) |
133 | #define OMAP3430_PRM_VOLTCTRL_AUTO_RET (1 << 1) |
134 | #define OMAP3430_PRM_VOLTCTRL_AUTO_SLEEP (1 << 0) |
135 | #define OMAP3430_SETUP_TIME2_MASK (0xffff << 16) |
136 | #define OMAP3430_SETUP_TIME1_MASK (0xffff << 0) |
137 | #define OMAP3430_PRM_POLCTRL_OFFMODE_POL (1 << 3) |
138 | #define OMAP3430_PRM_POLCTRL_CLKOUT_POL (1 << 2) |
139 | #define OMAP3430_PRM_POLCTRL_CLKREQ_POL (1 << 1) |
140 | #define OMAP3430_PRM_POLCTRL_EXTVOL_POL (1 << 0) |
141 | #endif |
142 | |