| 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
|---|
| 2 | /* |
|---|
| 3 | * This file contains the address data for various TI81XX modules. |
|---|
| 4 | * |
|---|
| 5 | * Copyright (C) 2010 Texas Instruments, Inc. - https://www.ti.com/ |
|---|
| 6 | */ |
|---|
| 7 | |
|---|
| 8 | #ifndef __ASM_ARCH_TI81XX_H |
|---|
| 9 | #define __ASM_ARCH_TI81XX_H |
|---|
| 10 | |
|---|
| 11 | #define L4_SLOW_TI81XX_BASE 0x48000000 |
|---|
| 12 | |
|---|
| 13 | #define TI81XX_SCM_BASE 0x48140000 |
|---|
| 14 | #define TI81XX_CTRL_BASE TI81XX_SCM_BASE |
|---|
| 15 | #define TI81XX_PRCM_BASE 0x48180000 |
|---|
| 16 | |
|---|
| 17 | /* |
|---|
| 18 | * Adjust TAP register base such that omap3_check_revision accesses the correct |
|---|
| 19 | * TI81XX register for checking device ID (it adds 0x204 to tap base while |
|---|
| 20 | * TI81XX DEVICE ID register is at offset 0x600 from control base). |
|---|
| 21 | */ |
|---|
| 22 | #define TI81XX_TAP_BASE (TI81XX_CTRL_BASE + \ |
|---|
| 23 | TI81XX_CONTROL_DEVICE_ID - 0x204) |
|---|
| 24 | |
|---|
| 25 | |
|---|
| 26 | #define TI81XX_ARM_INTC_BASE 0x48200000 |
|---|
| 27 | |
|---|
| 28 | #endif /* __ASM_ARCH_TI81XX_H */ |
|---|
| 29 | |
|---|
