1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright: 2017 Cadence Design Systems, Inc.
4 *
5 * Author: Boris Brezillon <boris.brezillon@bootlin.com>
6 */
7
8#include <drm/drm_atomic_helper.h>
9#include <drm/drm_bridge.h>
10#include <drm/drm_drv.h>
11#include <drm/drm_mipi_dsi.h>
12#include <drm/drm_panel.h>
13#include <drm/drm_probe_helper.h>
14#include <video/mipi_display.h>
15
16#include <linux/clk.h>
17#include <linux/interrupt.h>
18#include <linux/iopoll.h>
19#include <linux/module.h>
20#include <linux/of_address.h>
21#include <linux/of_graph.h>
22#include <linux/platform_device.h>
23#include <linux/pm_runtime.h>
24#include <linux/reset.h>
25
26#include <linux/phy/phy.h>
27#include <linux/phy/phy-mipi-dphy.h>
28
29#define IP_CONF 0x0
30#define SP_HS_FIFO_DEPTH(x) (((x) & GENMASK(30, 26)) >> 26)
31#define SP_LP_FIFO_DEPTH(x) (((x) & GENMASK(25, 21)) >> 21)
32#define VRS_FIFO_DEPTH(x) (((x) & GENMASK(20, 16)) >> 16)
33#define DIRCMD_FIFO_DEPTH(x) (((x) & GENMASK(15, 13)) >> 13)
34#define SDI_IFACE_32 BIT(12)
35#define INTERNAL_DATAPATH_32 (0 << 10)
36#define INTERNAL_DATAPATH_16 (1 << 10)
37#define INTERNAL_DATAPATH_8 (3 << 10)
38#define INTERNAL_DATAPATH_SIZE ((x) & GENMASK(11, 10))
39#define NUM_IFACE(x) ((((x) & GENMASK(9, 8)) >> 8) + 1)
40#define MAX_LANE_NB(x) (((x) & GENMASK(7, 6)) >> 6)
41#define RX_FIFO_DEPTH(x) ((x) & GENMASK(5, 0))
42
43#define MCTL_MAIN_DATA_CTL 0x4
44#define TE_MIPI_POLLING_EN BIT(25)
45#define TE_HW_POLLING_EN BIT(24)
46#define DISP_EOT_GEN BIT(18)
47#define HOST_EOT_GEN BIT(17)
48#define DISP_GEN_CHECKSUM BIT(16)
49#define DISP_GEN_ECC BIT(15)
50#define BTA_EN BIT(14)
51#define READ_EN BIT(13)
52#define REG_TE_EN BIT(12)
53#define IF_TE_EN(x) BIT(8 + (x))
54#define TVG_SEL BIT(6)
55#define VID_EN BIT(5)
56#define IF_VID_SELECT(x) ((x) << 2)
57#define IF_VID_SELECT_MASK GENMASK(3, 2)
58#define IF_VID_MODE BIT(1)
59#define LINK_EN BIT(0)
60
61#define MCTL_MAIN_PHY_CTL 0x8
62#define HS_INVERT_DAT(x) BIT(19 + ((x) * 2))
63#define SWAP_PINS_DAT(x) BIT(18 + ((x) * 2))
64#define HS_INVERT_CLK BIT(17)
65#define SWAP_PINS_CLK BIT(16)
66#define HS_SKEWCAL_EN BIT(15)
67#define WAIT_BURST_TIME(x) ((x) << 10)
68#define DATA_ULPM_EN(x) BIT(6 + (x))
69#define CLK_ULPM_EN BIT(5)
70#define CLK_CONTINUOUS BIT(4)
71#define DATA_LANE_EN(x) BIT((x) - 1)
72
73#define MCTL_MAIN_EN 0xc
74#define DATA_FORCE_STOP BIT(17)
75#define CLK_FORCE_STOP BIT(16)
76#define IF_EN(x) BIT(13 + (x))
77#define DATA_LANE_ULPM_REQ(l) BIT(9 + (l))
78#define CLK_LANE_ULPM_REQ BIT(8)
79#define DATA_LANE_START(x) BIT(4 + (x))
80#define CLK_LANE_EN BIT(3)
81#define PLL_START BIT(0)
82
83#define MCTL_DPHY_CFG0 0x10
84#define DPHY_C_RSTB BIT(20)
85#define DPHY_D_RSTB(x) GENMASK(15 + (x), 16)
86#define DPHY_PLL_PDN BIT(10)
87#define DPHY_CMN_PDN BIT(9)
88#define DPHY_C_PDN BIT(8)
89#define DPHY_D_PDN(x) GENMASK(3 + (x), 4)
90#define DPHY_ALL_D_PDN GENMASK(7, 4)
91#define DPHY_PLL_PSO BIT(1)
92#define DPHY_CMN_PSO BIT(0)
93
94#define MCTL_DPHY_TIMEOUT1 0x14
95#define HSTX_TIMEOUT(x) ((x) << 4)
96#define HSTX_TIMEOUT_MAX GENMASK(17, 0)
97#define CLK_DIV(x) (x)
98#define CLK_DIV_MAX GENMASK(3, 0)
99
100#define MCTL_DPHY_TIMEOUT2 0x18
101#define LPRX_TIMEOUT(x) (x)
102
103#define MCTL_ULPOUT_TIME 0x1c
104#define DATA_LANE_ULPOUT_TIME(x) ((x) << 9)
105#define CLK_LANE_ULPOUT_TIME(x) (x)
106
107#define MCTL_3DVIDEO_CTL 0x20
108#define VID_VSYNC_3D_EN BIT(7)
109#define VID_VSYNC_3D_LR BIT(5)
110#define VID_VSYNC_3D_SECOND_EN BIT(4)
111#define VID_VSYNC_3DFORMAT_LINE (0 << 2)
112#define VID_VSYNC_3DFORMAT_FRAME (1 << 2)
113#define VID_VSYNC_3DFORMAT_PIXEL (2 << 2)
114#define VID_VSYNC_3DMODE_OFF 0
115#define VID_VSYNC_3DMODE_PORTRAIT 1
116#define VID_VSYNC_3DMODE_LANDSCAPE 2
117
118#define MCTL_MAIN_STS 0x24
119#define MCTL_MAIN_STS_CTL 0x130
120#define MCTL_MAIN_STS_CLR 0x150
121#define MCTL_MAIN_STS_FLAG 0x170
122#define HS_SKEWCAL_DONE BIT(11)
123#define IF_UNTERM_PKT_ERR(x) BIT(8 + (x))
124#define LPRX_TIMEOUT_ERR BIT(7)
125#define HSTX_TIMEOUT_ERR BIT(6)
126#define DATA_LANE_RDY(l) BIT(2 + (l))
127#define CLK_LANE_RDY BIT(1)
128#define PLL_LOCKED BIT(0)
129
130#define MCTL_DPHY_ERR 0x28
131#define MCTL_DPHY_ERR_CTL1 0x148
132#define MCTL_DPHY_ERR_CLR 0x168
133#define MCTL_DPHY_ERR_FLAG 0x188
134#define ERR_CONT_LP(x, l) BIT(18 + ((x) * 4) + (l))
135#define ERR_CONTROL(l) BIT(14 + (l))
136#define ERR_SYNESC(l) BIT(10 + (l))
137#define ERR_ESC(l) BIT(6 + (l))
138
139#define MCTL_DPHY_ERR_CTL2 0x14c
140#define ERR_CONT_LP_EDGE(x, l) BIT(12 + ((x) * 4) + (l))
141#define ERR_CONTROL_EDGE(l) BIT(8 + (l))
142#define ERR_SYN_ESC_EDGE(l) BIT(4 + (l))
143#define ERR_ESC_EDGE(l) BIT(0 + (l))
144
145#define MCTL_LANE_STS 0x2c
146#define PPI_C_TX_READY_HS BIT(18)
147#define DPHY_PLL_LOCK BIT(17)
148#define PPI_D_RX_ULPS_ESC(x) (((x) & GENMASK(15, 12)) >> 12)
149#define LANE_STATE_START 0
150#define LANE_STATE_IDLE 1
151#define LANE_STATE_WRITE 2
152#define LANE_STATE_ULPM 3
153#define LANE_STATE_READ 4
154#define DATA_LANE_STATE(l, val) \
155 (((val) >> (2 + 2 * (l) + ((l) ? 1 : 0))) & GENMASK((l) ? 1 : 2, 0))
156#define CLK_LANE_STATE_HS 2
157#define CLK_LANE_STATE(val) ((val) & GENMASK(1, 0))
158
159#define DSC_MODE_CTL 0x30
160#define DSC_MODE_EN BIT(0)
161
162#define DSC_CMD_SEND 0x34
163#define DSC_SEND_PPS BIT(0)
164#define DSC_EXECUTE_QUEUE BIT(1)
165
166#define DSC_PPS_WRDAT 0x38
167
168#define DSC_MODE_STS 0x3c
169#define DSC_PPS_DONE BIT(1)
170#define DSC_EXEC_DONE BIT(2)
171
172#define CMD_MODE_CTL 0x70
173#define IF_LP_EN(x) BIT(9 + (x))
174#define IF_VCHAN_ID(x, c) ((c) << ((x) * 2))
175
176#define CMD_MODE_CTL2 0x74
177#define TE_TIMEOUT(x) ((x) << 11)
178#define FILL_VALUE(x) ((x) << 3)
179#define ARB_IF_WITH_HIGHEST_PRIORITY(x) ((x) << 1)
180#define ARB_ROUND_ROBIN_MODE BIT(0)
181
182#define CMD_MODE_STS 0x78
183#define CMD_MODE_STS_CTL 0x134
184#define CMD_MODE_STS_CLR 0x154
185#define CMD_MODE_STS_FLAG 0x174
186#define ERR_IF_UNDERRUN(x) BIT(4 + (x))
187#define ERR_UNWANTED_READ BIT(3)
188#define ERR_TE_MISS BIT(2)
189#define ERR_NO_TE BIT(1)
190#define CSM_RUNNING BIT(0)
191
192#define DIRECT_CMD_SEND 0x80
193
194#define DIRECT_CMD_MAIN_SETTINGS 0x84
195#define TRIGGER_VAL(x) ((x) << 25)
196#define CMD_LP_EN BIT(24)
197#define CMD_SIZE(x) ((x) << 16)
198#define CMD_VCHAN_ID(x) ((x) << 14)
199#define CMD_DATATYPE(x) ((x) << 8)
200#define CMD_LONG BIT(3)
201#define WRITE_CMD 0
202#define READ_CMD 1
203#define TE_REQ 4
204#define TRIGGER_REQ 5
205#define BTA_REQ 6
206
207#define DIRECT_CMD_STS 0x88
208#define DIRECT_CMD_STS_CTL 0x138
209#define DIRECT_CMD_STS_CLR 0x158
210#define DIRECT_CMD_STS_FLAG 0x178
211#define RCVD_ACK_VAL(val) ((val) >> 16)
212#define RCVD_TRIGGER_VAL(val) (((val) & GENMASK(14, 11)) >> 11)
213#define READ_COMPLETED_WITH_ERR BIT(10)
214#define BTA_FINISHED BIT(9)
215#define BTA_COMPLETED BIT(8)
216#define TE_RCVD BIT(7)
217#define TRIGGER_RCVD BIT(6)
218#define ACK_WITH_ERR_RCVD BIT(5)
219#define ACK_RCVD BIT(4)
220#define READ_COMPLETED BIT(3)
221#define TRIGGER_COMPLETED BIT(2)
222#define WRITE_COMPLETED BIT(1)
223#define SENDING_CMD BIT(0)
224
225#define DIRECT_CMD_STOP_READ 0x8c
226
227#define DIRECT_CMD_WRDATA 0x90
228
229#define DIRECT_CMD_FIFO_RST 0x94
230
231#define DIRECT_CMD_RDDATA 0xa0
232
233#define DIRECT_CMD_RD_PROPS 0xa4
234#define RD_DCS BIT(18)
235#define RD_VCHAN_ID(val) (((val) >> 16) & GENMASK(1, 0))
236#define RD_SIZE(val) ((val) & GENMASK(15, 0))
237
238#define DIRECT_CMD_RD_STS 0xa8
239#define DIRECT_CMD_RD_STS_CTL 0x13c
240#define DIRECT_CMD_RD_STS_CLR 0x15c
241#define DIRECT_CMD_RD_STS_FLAG 0x17c
242#define ERR_EOT_WITH_ERR BIT(8)
243#define ERR_MISSING_EOT BIT(7)
244#define ERR_WRONG_LENGTH BIT(6)
245#define ERR_OVERSIZE BIT(5)
246#define ERR_RECEIVE BIT(4)
247#define ERR_UNDECODABLE BIT(3)
248#define ERR_CHECKSUM BIT(2)
249#define ERR_UNCORRECTABLE BIT(1)
250#define ERR_FIXED BIT(0)
251
252#define VID_MAIN_CTL 0xb0
253#define VID_IGNORE_MISS_VSYNC BIT(31)
254#define VID_FIELD_SW BIT(28)
255#define VID_INTERLACED_EN BIT(27)
256#define RECOVERY_MODE(x) ((x) << 25)
257#define RECOVERY_MODE_NEXT_HSYNC 0
258#define RECOVERY_MODE_NEXT_STOP_POINT 2
259#define RECOVERY_MODE_NEXT_VSYNC 3
260#define REG_BLKEOL_MODE(x) ((x) << 23)
261#define REG_BLKLINE_MODE(x) ((x) << 21)
262#define REG_BLK_MODE_NULL_PKT 0
263#define REG_BLK_MODE_BLANKING_PKT 1
264#define REG_BLK_MODE_LP 2
265#define SYNC_PULSE_HORIZONTAL BIT(20)
266#define SYNC_PULSE_ACTIVE BIT(19)
267#define BURST_MODE BIT(18)
268#define VID_PIXEL_MODE_MASK GENMASK(17, 14)
269#define VID_PIXEL_MODE_RGB565 (0 << 14)
270#define VID_PIXEL_MODE_RGB666_PACKED (1 << 14)
271#define VID_PIXEL_MODE_RGB666 (2 << 14)
272#define VID_PIXEL_MODE_RGB888 (3 << 14)
273#define VID_PIXEL_MODE_RGB101010 (4 << 14)
274#define VID_PIXEL_MODE_RGB121212 (5 << 14)
275#define VID_PIXEL_MODE_YUV420 (8 << 14)
276#define VID_PIXEL_MODE_YUV422_PACKED (9 << 14)
277#define VID_PIXEL_MODE_YUV422 (10 << 14)
278#define VID_PIXEL_MODE_YUV422_24B (11 << 14)
279#define VID_PIXEL_MODE_DSC_COMP (12 << 14)
280#define VID_DATATYPE(x) ((x) << 8)
281#define VID_VIRTCHAN_ID(iface, x) ((x) << (4 + (iface) * 2))
282#define STOP_MODE(x) ((x) << 2)
283#define START_MODE(x) (x)
284
285#define VID_VSIZE1 0xb4
286#define VFP_LEN(x) ((x) << 12)
287#define VBP_LEN(x) ((x) << 6)
288#define VSA_LEN(x) (x)
289
290#define VID_VSIZE2 0xb8
291#define VACT_LEN(x) (x)
292
293#define VID_HSIZE1 0xc0
294#define HBP_LEN(x) ((x) << 16)
295#define HSA_LEN(x) (x)
296
297#define VID_HSIZE2 0xc4
298#define HFP_LEN(x) ((x) << 16)
299#define HACT_LEN(x) (x)
300
301#define VID_BLKSIZE1 0xcc
302#define BLK_EOL_PKT_LEN(x) ((x) << 15)
303#define BLK_LINE_EVENT_PKT_LEN(x) (x)
304
305#define VID_BLKSIZE2 0xd0
306#define BLK_LINE_PULSE_PKT_LEN(x) (x)
307
308#define VID_PKT_TIME 0xd8
309#define BLK_EOL_DURATION(x) (x)
310
311#define VID_DPHY_TIME 0xdc
312#define REG_WAKEUP_TIME(x) ((x) << 17)
313#define REG_LINE_DURATION(x) (x)
314
315#define VID_ERR_COLOR1 0xe0
316#define COL_GREEN(x) ((x) << 12)
317#define COL_RED(x) (x)
318
319#define VID_ERR_COLOR2 0xe4
320#define PAD_VAL(x) ((x) << 12)
321#define COL_BLUE(x) (x)
322
323#define VID_VPOS 0xe8
324#define LINE_VAL(val) (((val) & GENMASK(14, 2)) >> 2)
325#define LINE_POS(val) ((val) & GENMASK(1, 0))
326
327#define VID_HPOS 0xec
328#define HORIZ_VAL(val) (((val) & GENMASK(17, 3)) >> 3)
329#define HORIZ_POS(val) ((val) & GENMASK(2, 0))
330
331#define VID_MODE_STS 0xf0
332#define VID_MODE_STS_CTL 0x140
333#define VID_MODE_STS_CLR 0x160
334#define VID_MODE_STS_FLAG 0x180
335#define VSG_RECOVERY BIT(10)
336#define ERR_VRS_WRONG_LEN BIT(9)
337#define ERR_LONG_READ BIT(8)
338#define ERR_LINE_WRITE BIT(7)
339#define ERR_BURST_WRITE BIT(6)
340#define ERR_SMALL_HEIGHT BIT(5)
341#define ERR_SMALL_LEN BIT(4)
342#define ERR_MISSING_VSYNC BIT(3)
343#define ERR_MISSING_HSYNC BIT(2)
344#define ERR_MISSING_DATA BIT(1)
345#define VSG_RUNNING BIT(0)
346
347#define VID_VCA_SETTING1 0xf4
348#define BURST_LP BIT(16)
349#define MAX_BURST_LIMIT(x) (x)
350
351#define VID_VCA_SETTING2 0xf8
352#define MAX_LINE_LIMIT(x) ((x) << 16)
353#define EXACT_BURST_LIMIT(x) (x)
354
355#define TVG_CTL 0xfc
356#define TVG_STRIPE_SIZE(x) ((x) << 5)
357#define TVG_MODE_MASK GENMASK(4, 3)
358#define TVG_MODE_SINGLE_COLOR (0 << 3)
359#define TVG_MODE_VSTRIPES (2 << 3)
360#define TVG_MODE_HSTRIPES (3 << 3)
361#define TVG_STOPMODE_MASK GENMASK(2, 1)
362#define TVG_STOPMODE_EOF (0 << 1)
363#define TVG_STOPMODE_EOL (1 << 1)
364#define TVG_STOPMODE_NOW (2 << 1)
365#define TVG_RUN BIT(0)
366
367#define TVG_IMG_SIZE 0x100
368#define TVG_NBLINES(x) ((x) << 16)
369#define TVG_LINE_SIZE(x) (x)
370
371#define TVG_COLOR1 0x104
372#define TVG_COL1_GREEN(x) ((x) << 12)
373#define TVG_COL1_RED(x) (x)
374
375#define TVG_COLOR1_BIS 0x108
376#define TVG_COL1_BLUE(x) (x)
377
378#define TVG_COLOR2 0x10c
379#define TVG_COL2_GREEN(x) ((x) << 12)
380#define TVG_COL2_RED(x) (x)
381
382#define TVG_COLOR2_BIS 0x110
383#define TVG_COL2_BLUE(x) (x)
384
385#define TVG_STS 0x114
386#define TVG_STS_CTL 0x144
387#define TVG_STS_CLR 0x164
388#define TVG_STS_FLAG 0x184
389#define TVG_STS_RUNNING BIT(0)
390
391#define STS_CTL_EDGE(e) ((e) << 16)
392
393#define DPHY_LANES_MAP 0x198
394#define DAT_REMAP_CFG(b, l) ((l) << ((b) * 8))
395
396#define DPI_IRQ_EN 0x1a0
397#define DPI_IRQ_CLR 0x1a4
398#define DPI_IRQ_STS 0x1a8
399#define PIXEL_BUF_OVERFLOW BIT(0)
400
401#define DPI_CFG 0x1ac
402#define DPI_CFG_FIFO_DEPTH(x) ((x) >> 16)
403#define DPI_CFG_FIFO_LEVEL(x) ((x) & GENMASK(15, 0))
404
405#define TEST_GENERIC 0x1f0
406#define TEST_STATUS(x) ((x) >> 16)
407#define TEST_CTRL(x) (x)
408
409#define ID_REG 0x1fc
410#define REV_VENDOR_ID(x) (((x) & GENMASK(31, 20)) >> 20)
411#define REV_PRODUCT_ID(x) (((x) & GENMASK(19, 12)) >> 12)
412#define REV_HW(x) (((x) & GENMASK(11, 8)) >> 8)
413#define REV_MAJOR(x) (((x) & GENMASK(7, 4)) >> 4)
414#define REV_MINOR(x) ((x) & GENMASK(3, 0))
415
416#define DSI_OUTPUT_PORT 0
417#define DSI_INPUT_PORT(inputid) (1 + (inputid))
418
419#define DSI_HBP_FRAME_OVERHEAD 12
420#define DSI_HSA_FRAME_OVERHEAD 14
421#define DSI_HFP_FRAME_OVERHEAD 6
422#define DSI_HSS_VSS_VSE_FRAME_OVERHEAD 4
423#define DSI_BLANKING_FRAME_OVERHEAD 6
424#define DSI_NULL_FRAME_OVERHEAD 6
425#define DSI_EOT_PKT_SIZE 4
426
427struct cdns_dsi_output {
428 struct mipi_dsi_device *dev;
429 struct drm_panel *panel;
430 struct drm_bridge *bridge;
431 union phy_configure_opts phy_opts;
432};
433
434enum cdns_dsi_input_id {
435 CDNS_SDI_INPUT,
436 CDNS_DPI_INPUT,
437 CDNS_DSC_INPUT,
438};
439
440struct cdns_dsi_cfg {
441 unsigned int hfp;
442 unsigned int hsa;
443 unsigned int hbp;
444 unsigned int hact;
445 unsigned int htotal;
446};
447
448struct cdns_dsi_input {
449 enum cdns_dsi_input_id id;
450 struct drm_bridge bridge;
451};
452
453struct cdns_dsi {
454 struct mipi_dsi_host base;
455 void __iomem *regs;
456 struct cdns_dsi_input input;
457 struct cdns_dsi_output output;
458 unsigned int direct_cmd_fifo_depth;
459 unsigned int rx_fifo_depth;
460 struct completion direct_cmd_comp;
461 struct clk *dsi_p_clk;
462 struct reset_control *dsi_p_rst;
463 struct clk *dsi_sys_clk;
464 bool link_initialized;
465 struct phy *dphy;
466};
467
468static inline struct cdns_dsi *input_to_dsi(struct cdns_dsi_input *input)
469{
470 return container_of(input, struct cdns_dsi, input);
471}
472
473static inline struct cdns_dsi *to_cdns_dsi(struct mipi_dsi_host *host)
474{
475 return container_of(host, struct cdns_dsi, base);
476}
477
478static inline struct cdns_dsi_input *
479bridge_to_cdns_dsi_input(struct drm_bridge *bridge)
480{
481 return container_of(bridge, struct cdns_dsi_input, bridge);
482}
483
484static unsigned int mode_to_dpi_hfp(const struct drm_display_mode *mode,
485 bool mode_valid_check)
486{
487 if (mode_valid_check)
488 return mode->hsync_start - mode->hdisplay;
489
490 return mode->crtc_hsync_start - mode->crtc_hdisplay;
491}
492
493static unsigned int dpi_to_dsi_timing(unsigned int dpi_timing,
494 unsigned int dpi_bpp,
495 unsigned int dsi_pkt_overhead)
496{
497 unsigned int dsi_timing = DIV_ROUND_UP(dpi_timing * dpi_bpp, 8);
498
499 if (dsi_timing < dsi_pkt_overhead)
500 dsi_timing = 0;
501 else
502 dsi_timing -= dsi_pkt_overhead;
503
504 return dsi_timing;
505}
506
507static int cdns_dsi_mode2cfg(struct cdns_dsi *dsi,
508 const struct drm_display_mode *mode,
509 struct cdns_dsi_cfg *dsi_cfg,
510 bool mode_valid_check)
511{
512 struct cdns_dsi_output *output = &dsi->output;
513 unsigned int tmp;
514 bool sync_pulse = false;
515 int bpp, nlanes;
516
517 memset(dsi_cfg, 0, sizeof(*dsi_cfg));
518
519 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
520 sync_pulse = true;
521
522 bpp = mipi_dsi_pixel_format_to_bpp(output->dev->format);
523 nlanes = output->dev->lanes;
524
525 if (mode_valid_check)
526 tmp = mode->htotal -
527 (sync_pulse ? mode->hsync_end : mode->hsync_start);
528 else
529 tmp = mode->crtc_htotal -
530 (sync_pulse ?
531 mode->crtc_hsync_end : mode->crtc_hsync_start);
532
533 dsi_cfg->hbp = dpi_to_dsi_timing(tmp, bpp, DSI_HBP_FRAME_OVERHEAD);
534
535 if (sync_pulse) {
536 if (mode_valid_check)
537 tmp = mode->hsync_end - mode->hsync_start;
538 else
539 tmp = mode->crtc_hsync_end - mode->crtc_hsync_start;
540
541 dsi_cfg->hsa = dpi_to_dsi_timing(tmp, bpp,
542 DSI_HSA_FRAME_OVERHEAD);
543 }
544
545 dsi_cfg->hact = dpi_to_dsi_timing(mode_valid_check ?
546 mode->hdisplay : mode->crtc_hdisplay,
547 bpp, 0);
548 dsi_cfg->hfp = dpi_to_dsi_timing(mode_to_dpi_hfp(mode, mode_valid_check),
549 bpp, DSI_HFP_FRAME_OVERHEAD);
550
551 return 0;
552}
553
554static int cdns_dsi_adjust_phy_config(struct cdns_dsi *dsi,
555 struct cdns_dsi_cfg *dsi_cfg,
556 struct phy_configure_opts_mipi_dphy *phy_cfg,
557 const struct drm_display_mode *mode,
558 bool mode_valid_check)
559{
560 struct cdns_dsi_output *output = &dsi->output;
561 unsigned long long dlane_bps;
562 unsigned long adj_dsi_htotal;
563 unsigned long dsi_htotal;
564 unsigned long dpi_htotal;
565 unsigned long dpi_hz;
566 unsigned int dsi_hfp_ext;
567 unsigned int lanes = output->dev->lanes;
568
569 dsi_htotal = dsi_cfg->hbp + DSI_HBP_FRAME_OVERHEAD;
570 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
571 dsi_htotal += dsi_cfg->hsa + DSI_HSA_FRAME_OVERHEAD;
572
573 dsi_htotal += dsi_cfg->hact;
574 dsi_htotal += dsi_cfg->hfp + DSI_HFP_FRAME_OVERHEAD;
575
576 /*
577 * Make sure DSI htotal is aligned on a lane boundary when calculating
578 * the expected data rate. This is done by extending HFP in case of
579 * misalignment.
580 */
581 adj_dsi_htotal = dsi_htotal;
582 if (dsi_htotal % lanes)
583 adj_dsi_htotal += lanes - (dsi_htotal % lanes);
584
585 dpi_hz = (mode_valid_check ? mode->clock : mode->crtc_clock) * 1000;
586 dlane_bps = (unsigned long long)dpi_hz * adj_dsi_htotal;
587
588 /* data rate in bytes/sec is not an integer, refuse the mode. */
589 dpi_htotal = mode_valid_check ? mode->htotal : mode->crtc_htotal;
590 if (do_div(dlane_bps, lanes * dpi_htotal))
591 return -EINVAL;
592
593 /* data rate was in bytes/sec, convert to bits/sec. */
594 phy_cfg->hs_clk_rate = dlane_bps * 8;
595
596 dsi_hfp_ext = adj_dsi_htotal - dsi_htotal;
597 dsi_cfg->hfp += dsi_hfp_ext;
598 dsi_cfg->htotal = dsi_htotal + dsi_hfp_ext;
599
600 return 0;
601}
602
603static int cdns_dsi_check_conf(struct cdns_dsi *dsi,
604 const struct drm_display_mode *mode,
605 struct cdns_dsi_cfg *dsi_cfg,
606 bool mode_valid_check)
607{
608 struct cdns_dsi_output *output = &dsi->output;
609 struct phy_configure_opts_mipi_dphy *phy_cfg = &output->phy_opts.mipi_dphy;
610 unsigned long dsi_hss_hsa_hse_hbp;
611 unsigned int nlanes = output->dev->lanes;
612 int ret;
613
614 ret = cdns_dsi_mode2cfg(dsi, mode, dsi_cfg, mode_valid_check);
615 if (ret)
616 return ret;
617
618 phy_mipi_dphy_get_default_config(mode->crtc_clock * 1000,
619 mipi_dsi_pixel_format_to_bpp(output->dev->format),
620 nlanes, phy_cfg);
621
622 ret = cdns_dsi_adjust_phy_config(dsi, dsi_cfg, phy_cfg, mode, mode_valid_check);
623 if (ret)
624 return ret;
625
626 ret = phy_validate(dsi->dphy, PHY_MODE_MIPI_DPHY, 0, &output->phy_opts);
627 if (ret)
628 return ret;
629
630 dsi_hss_hsa_hse_hbp = dsi_cfg->hbp + DSI_HBP_FRAME_OVERHEAD;
631 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
632 dsi_hss_hsa_hse_hbp += dsi_cfg->hsa + DSI_HSA_FRAME_OVERHEAD;
633
634 /*
635 * Make sure DPI(HFP) > DSI(HSS+HSA+HSE+HBP) to guarantee that the FIFO
636 * is empty before we start a receiving a new line on the DPI
637 * interface.
638 */
639 if ((u64)phy_cfg->hs_clk_rate *
640 mode_to_dpi_hfp(mode, mode_valid_check) * nlanes <
641 (u64)dsi_hss_hsa_hse_hbp *
642 (mode_valid_check ? mode->clock : mode->crtc_clock) * 1000)
643 return -EINVAL;
644
645 return 0;
646}
647
648static int cdns_dsi_bridge_attach(struct drm_bridge *bridge)
649{
650 struct cdns_dsi_input *input = bridge_to_cdns_dsi_input(bridge);
651 struct cdns_dsi *dsi = input_to_dsi(input);
652 struct cdns_dsi_output *output = &dsi->output;
653
654 if (!drm_core_check_feature(bridge->dev, DRIVER_ATOMIC)) {
655 dev_err(dsi->base.dev,
656 "cdns-dsi driver is only compatible with DRM devices supporting atomic updates");
657 return -ENOTSUPP;
658 }
659
660 return drm_bridge_attach(bridge->encoder, output->bridge, bridge);
661}
662
663static enum drm_mode_status
664cdns_dsi_bridge_mode_valid(struct drm_bridge *bridge,
665 const struct drm_display_mode *mode)
666{
667 struct cdns_dsi_input *input = bridge_to_cdns_dsi_input(bridge);
668 struct cdns_dsi *dsi = input_to_dsi(input);
669 struct cdns_dsi_output *output = &dsi->output;
670 struct cdns_dsi_cfg dsi_cfg;
671 int bpp, ret;
672
673 /*
674 * VFP_DSI should be less than VFP_DPI and VFP_DSI should be at
675 * least 1.
676 */
677 if (mode->vtotal - mode->vsync_end < 2)
678 return MODE_V_ILLEGAL;
679
680 /* VSA_DSI = VSA_DPI and must be at least 2. */
681 if (mode->vsync_end - mode->vsync_start < 2)
682 return MODE_V_ILLEGAL;
683
684 /* HACT must be 32-bits aligned. */
685 bpp = mipi_dsi_pixel_format_to_bpp(output->dev->format);
686 if ((mode->hdisplay * bpp) % 32)
687 return MODE_H_ILLEGAL;
688
689 ret = cdns_dsi_check_conf(dsi, mode, &dsi_cfg, true);
690 if (ret)
691 return MODE_BAD;
692
693 return MODE_OK;
694}
695
696static void cdns_dsi_bridge_disable(struct drm_bridge *bridge)
697{
698 struct cdns_dsi_input *input = bridge_to_cdns_dsi_input(bridge);
699 struct cdns_dsi *dsi = input_to_dsi(input);
700 u32 val;
701
702 val = readl(dsi->regs + MCTL_MAIN_DATA_CTL);
703 val &= ~(IF_VID_SELECT_MASK | IF_VID_MODE | VID_EN | HOST_EOT_GEN |
704 DISP_EOT_GEN);
705 writel(val, dsi->regs + MCTL_MAIN_DATA_CTL);
706
707 val = readl(dsi->regs + MCTL_MAIN_EN) & ~IF_EN(input->id);
708 writel(val, dsi->regs + MCTL_MAIN_EN);
709 pm_runtime_put(dsi->base.dev);
710}
711
712static void cdns_dsi_hs_init(struct cdns_dsi *dsi)
713{
714 struct cdns_dsi_output *output = &dsi->output;
715 u32 status;
716
717 /*
718 * Power all internal DPHY blocks down and maintain their reset line
719 * asserted before changing the DPHY config.
720 */
721 writel(DPHY_CMN_PSO | DPHY_PLL_PSO | DPHY_ALL_D_PDN | DPHY_C_PDN |
722 DPHY_CMN_PDN | DPHY_PLL_PDN,
723 dsi->regs + MCTL_DPHY_CFG0);
724
725 phy_init(dsi->dphy);
726 phy_set_mode(dsi->dphy, PHY_MODE_MIPI_DPHY);
727 phy_configure(dsi->dphy, &output->phy_opts);
728 phy_power_on(dsi->dphy);
729
730 /* Activate the PLL and wait until it's locked. */
731 writel(PLL_LOCKED, dsi->regs + MCTL_MAIN_STS_CLR);
732 writel(DPHY_CMN_PSO | DPHY_ALL_D_PDN | DPHY_C_PDN | DPHY_CMN_PDN,
733 dsi->regs + MCTL_DPHY_CFG0);
734 WARN_ON_ONCE(readl_poll_timeout(dsi->regs + MCTL_MAIN_STS, status,
735 status & PLL_LOCKED, 100, 100));
736 /* De-assert data and clock reset lines. */
737 writel(DPHY_CMN_PSO | DPHY_ALL_D_PDN | DPHY_C_PDN | DPHY_CMN_PDN |
738 DPHY_D_RSTB(output->dev->lanes) | DPHY_C_RSTB,
739 dsi->regs + MCTL_DPHY_CFG0);
740}
741
742static void cdns_dsi_init_link(struct cdns_dsi *dsi)
743{
744 struct cdns_dsi_output *output = &dsi->output;
745 unsigned long sysclk_period, ulpout;
746 u32 val;
747 int i;
748
749 if (dsi->link_initialized)
750 return;
751
752 val = 0;
753 for (i = 1; i < output->dev->lanes; i++)
754 val |= DATA_LANE_EN(i);
755
756 if (!(output->dev->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS))
757 val |= CLK_CONTINUOUS;
758
759 writel(val, dsi->regs + MCTL_MAIN_PHY_CTL);
760
761 /* ULPOUT should be set to 1ms and is expressed in sysclk cycles. */
762 sysclk_period = NSEC_PER_SEC / clk_get_rate(dsi->dsi_sys_clk);
763 ulpout = DIV_ROUND_UP(NSEC_PER_MSEC, sysclk_period);
764 writel(CLK_LANE_ULPOUT_TIME(ulpout) | DATA_LANE_ULPOUT_TIME(ulpout),
765 dsi->regs + MCTL_ULPOUT_TIME);
766
767 writel(LINK_EN, dsi->regs + MCTL_MAIN_DATA_CTL);
768
769 val = CLK_LANE_EN | PLL_START;
770 for (i = 0; i < output->dev->lanes; i++)
771 val |= DATA_LANE_START(i);
772
773 writel(val, dsi->regs + MCTL_MAIN_EN);
774
775 dsi->link_initialized = true;
776}
777
778static void cdns_dsi_bridge_enable(struct drm_bridge *bridge)
779{
780 struct cdns_dsi_input *input = bridge_to_cdns_dsi_input(bridge);
781 struct cdns_dsi *dsi = input_to_dsi(input);
782 struct cdns_dsi_output *output = &dsi->output;
783 struct drm_display_mode *mode;
784 struct phy_configure_opts_mipi_dphy *phy_cfg = &output->phy_opts.mipi_dphy;
785 unsigned long tx_byte_period;
786 struct cdns_dsi_cfg dsi_cfg;
787 u32 tmp, reg_wakeup, div;
788 int bpp, nlanes;
789
790 if (WARN_ON(pm_runtime_get_sync(dsi->base.dev) < 0))
791 return;
792
793 mode = &bridge->encoder->crtc->state->adjusted_mode;
794 bpp = mipi_dsi_pixel_format_to_bpp(output->dev->format);
795 nlanes = output->dev->lanes;
796
797 WARN_ON_ONCE(cdns_dsi_check_conf(dsi, mode, &dsi_cfg, false));
798
799 cdns_dsi_hs_init(dsi);
800 cdns_dsi_init_link(dsi);
801
802 writel(HBP_LEN(dsi_cfg.hbp) | HSA_LEN(dsi_cfg.hsa),
803 dsi->regs + VID_HSIZE1);
804 writel(HFP_LEN(dsi_cfg.hfp) | HACT_LEN(dsi_cfg.hact),
805 dsi->regs + VID_HSIZE2);
806
807 writel(VBP_LEN(mode->crtc_vtotal - mode->crtc_vsync_end - 1) |
808 VFP_LEN(mode->crtc_vsync_start - mode->crtc_vdisplay) |
809 VSA_LEN(mode->crtc_vsync_end - mode->crtc_vsync_start + 1),
810 dsi->regs + VID_VSIZE1);
811 writel(mode->crtc_vdisplay, dsi->regs + VID_VSIZE2);
812
813 tmp = dsi_cfg.htotal -
814 (dsi_cfg.hsa + DSI_BLANKING_FRAME_OVERHEAD +
815 DSI_HSA_FRAME_OVERHEAD);
816 writel(BLK_LINE_PULSE_PKT_LEN(tmp), dsi->regs + VID_BLKSIZE2);
817 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
818 writel(MAX_LINE_LIMIT(tmp - DSI_NULL_FRAME_OVERHEAD),
819 dsi->regs + VID_VCA_SETTING2);
820
821 tmp = dsi_cfg.htotal -
822 (DSI_HSS_VSS_VSE_FRAME_OVERHEAD + DSI_BLANKING_FRAME_OVERHEAD);
823 writel(BLK_LINE_EVENT_PKT_LEN(tmp), dsi->regs + VID_BLKSIZE1);
824 if (!(output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE))
825 writel(MAX_LINE_LIMIT(tmp - DSI_NULL_FRAME_OVERHEAD),
826 dsi->regs + VID_VCA_SETTING2);
827
828 tmp = DIV_ROUND_UP(dsi_cfg.htotal, nlanes) -
829 DIV_ROUND_UP(dsi_cfg.hsa, nlanes);
830
831 if (!(output->dev->mode_flags & MIPI_DSI_MODE_EOT_PACKET))
832 tmp -= DIV_ROUND_UP(DSI_EOT_PKT_SIZE, nlanes);
833
834 tx_byte_period = DIV_ROUND_DOWN_ULL((u64)NSEC_PER_SEC * 8,
835 phy_cfg->hs_clk_rate);
836 reg_wakeup = (phy_cfg->hs_prepare + phy_cfg->hs_zero) / tx_byte_period;
837 writel(REG_WAKEUP_TIME(reg_wakeup) | REG_LINE_DURATION(tmp),
838 dsi->regs + VID_DPHY_TIME);
839
840 /*
841 * HSTX and LPRX timeouts are both expressed in TX byte clk cycles and
842 * both should be set to at least the time it takes to transmit a
843 * frame.
844 */
845 tmp = NSEC_PER_SEC / drm_mode_vrefresh(mode);
846 tmp /= tx_byte_period;
847
848 for (div = 0; div <= CLK_DIV_MAX; div++) {
849 if (tmp <= HSTX_TIMEOUT_MAX)
850 break;
851
852 tmp >>= 1;
853 }
854
855 if (tmp > HSTX_TIMEOUT_MAX)
856 tmp = HSTX_TIMEOUT_MAX;
857
858 writel(CLK_DIV(div) | HSTX_TIMEOUT(tmp),
859 dsi->regs + MCTL_DPHY_TIMEOUT1);
860
861 writel(LPRX_TIMEOUT(tmp), dsi->regs + MCTL_DPHY_TIMEOUT2);
862
863 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO) {
864 switch (output->dev->format) {
865 case MIPI_DSI_FMT_RGB888:
866 tmp = VID_PIXEL_MODE_RGB888 |
867 VID_DATATYPE(MIPI_DSI_PACKED_PIXEL_STREAM_24);
868 break;
869
870 case MIPI_DSI_FMT_RGB666:
871 tmp = VID_PIXEL_MODE_RGB666 |
872 VID_DATATYPE(MIPI_DSI_PIXEL_STREAM_3BYTE_18);
873 break;
874
875 case MIPI_DSI_FMT_RGB666_PACKED:
876 tmp = VID_PIXEL_MODE_RGB666_PACKED |
877 VID_DATATYPE(MIPI_DSI_PACKED_PIXEL_STREAM_18);
878 break;
879
880 case MIPI_DSI_FMT_RGB565:
881 tmp = VID_PIXEL_MODE_RGB565 |
882 VID_DATATYPE(MIPI_DSI_PACKED_PIXEL_STREAM_16);
883 break;
884
885 default:
886 dev_err(dsi->base.dev, "Unsupported DSI format\n");
887 return;
888 }
889
890 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)
891 tmp |= SYNC_PULSE_ACTIVE | SYNC_PULSE_HORIZONTAL;
892
893 tmp |= REG_BLKLINE_MODE(REG_BLK_MODE_BLANKING_PKT) |
894 REG_BLKEOL_MODE(REG_BLK_MODE_BLANKING_PKT) |
895 RECOVERY_MODE(RECOVERY_MODE_NEXT_HSYNC) |
896 VID_IGNORE_MISS_VSYNC;
897
898 writel(tmp, dsi->regs + VID_MAIN_CTL);
899 }
900
901 tmp = readl(dsi->regs + MCTL_MAIN_DATA_CTL);
902 tmp &= ~(IF_VID_SELECT_MASK | HOST_EOT_GEN | IF_VID_MODE);
903
904 if (!(output->dev->mode_flags & MIPI_DSI_MODE_EOT_PACKET))
905 tmp |= HOST_EOT_GEN;
906
907 if (output->dev->mode_flags & MIPI_DSI_MODE_VIDEO)
908 tmp |= IF_VID_MODE | IF_VID_SELECT(input->id) | VID_EN;
909
910 writel(tmp, dsi->regs + MCTL_MAIN_DATA_CTL);
911
912 tmp = readl(dsi->regs + MCTL_MAIN_EN) | IF_EN(input->id);
913 writel(tmp, dsi->regs + MCTL_MAIN_EN);
914}
915
916static const struct drm_bridge_funcs cdns_dsi_bridge_funcs = {
917 .attach = cdns_dsi_bridge_attach,
918 .mode_valid = cdns_dsi_bridge_mode_valid,
919 .disable = cdns_dsi_bridge_disable,
920 .enable = cdns_dsi_bridge_enable,
921};
922
923static int cdns_dsi_attach(struct mipi_dsi_host *host,
924 struct mipi_dsi_device *dev)
925{
926 struct cdns_dsi *dsi = to_cdns_dsi(host);
927 struct cdns_dsi_output *output = &dsi->output;
928 struct cdns_dsi_input *input = &dsi->input;
929 struct drm_bridge *bridge;
930 struct drm_panel *panel;
931 struct device_node *np;
932 int ret;
933
934 /*
935 * We currently do not support connecting several DSI devices to the
936 * same host. In order to support that we'd need the DRM bridge
937 * framework to allow dynamic reconfiguration of the bridge chain.
938 */
939 if (output->dev)
940 return -EBUSY;
941
942 /* We do not support burst mode yet. */
943 if (dev->mode_flags & MIPI_DSI_MODE_VIDEO_BURST)
944 return -ENOTSUPP;
945
946 /*
947 * The host <-> device link might be described using an OF-graph
948 * representation, in this case we extract the device of_node from
949 * this representation, otherwise we use dsidev->dev.of_node which
950 * should have been filled by the core.
951 */
952 np = of_graph_get_remote_node(dsi->base.dev->of_node, DSI_OUTPUT_PORT,
953 dev->channel);
954 if (!np)
955 np = of_node_get(dev->dev.of_node);
956
957 panel = of_drm_find_panel(np);
958 if (!IS_ERR(panel)) {
959 bridge = drm_panel_bridge_add(panel, DRM_MODE_CONNECTOR_DSI);
960 } else {
961 bridge = of_drm_find_bridge(dev->dev.of_node);
962 if (!bridge)
963 bridge = ERR_PTR(-EINVAL);
964 }
965
966 of_node_put(np);
967
968 if (IS_ERR(bridge)) {
969 ret = PTR_ERR(bridge);
970 dev_err(host->dev, "failed to add DSI device %s (err = %d)",
971 dev->name, ret);
972 return ret;
973 }
974
975 output->dev = dev;
976 output->bridge = bridge;
977 output->panel = panel;
978
979 /*
980 * The DSI output has been properly configured, we can now safely
981 * register the input to the bridge framework so that it can take place
982 * in a display pipeline.
983 */
984 drm_bridge_add(&input->bridge);
985
986 return 0;
987}
988
989static int cdns_dsi_detach(struct mipi_dsi_host *host,
990 struct mipi_dsi_device *dev)
991{
992 struct cdns_dsi *dsi = to_cdns_dsi(host);
993 struct cdns_dsi_output *output = &dsi->output;
994 struct cdns_dsi_input *input = &dsi->input;
995
996 drm_bridge_remove(&input->bridge);
997 if (output->panel)
998 drm_panel_bridge_remove(output->bridge);
999
1000 return 0;
1001}
1002
1003static irqreturn_t cdns_dsi_interrupt(int irq, void *data)
1004{
1005 struct cdns_dsi *dsi = data;
1006 irqreturn_t ret = IRQ_NONE;
1007 u32 flag, ctl;
1008
1009 flag = readl(dsi->regs + DIRECT_CMD_STS_FLAG);
1010 if (flag) {
1011 ctl = readl(dsi->regs + DIRECT_CMD_STS_CTL);
1012 ctl &= ~flag;
1013 writel(ctl, dsi->regs + DIRECT_CMD_STS_CTL);
1014 complete(&dsi->direct_cmd_comp);
1015 ret = IRQ_HANDLED;
1016 }
1017
1018 return ret;
1019}
1020
1021static ssize_t cdns_dsi_transfer(struct mipi_dsi_host *host,
1022 const struct mipi_dsi_msg *msg)
1023{
1024 struct cdns_dsi *dsi = to_cdns_dsi(host);
1025 u32 cmd, sts, val, wait = WRITE_COMPLETED, ctl = 0;
1026 struct mipi_dsi_packet packet;
1027 int ret, i, tx_len, rx_len;
1028
1029 ret = pm_runtime_get_sync(host->dev);
1030 if (ret < 0)
1031 return ret;
1032
1033 cdns_dsi_init_link(dsi);
1034
1035 ret = mipi_dsi_create_packet(&packet, msg);
1036 if (ret)
1037 goto out;
1038
1039 tx_len = msg->tx_buf ? msg->tx_len : 0;
1040 rx_len = msg->rx_buf ? msg->rx_len : 0;
1041
1042 /* For read operations, the maximum TX len is 2. */
1043 if (rx_len && tx_len > 2) {
1044 ret = -ENOTSUPP;
1045 goto out;
1046 }
1047
1048 /* TX len is limited by the CMD FIFO depth. */
1049 if (tx_len > dsi->direct_cmd_fifo_depth) {
1050 ret = -ENOTSUPP;
1051 goto out;
1052 }
1053
1054 /* RX len is limited by the RX FIFO depth. */
1055 if (rx_len > dsi->rx_fifo_depth) {
1056 ret = -ENOTSUPP;
1057 goto out;
1058 }
1059
1060 cmd = CMD_SIZE(tx_len) | CMD_VCHAN_ID(msg->channel) |
1061 CMD_DATATYPE(msg->type);
1062
1063 if (msg->flags & MIPI_DSI_MSG_USE_LPM)
1064 cmd |= CMD_LP_EN;
1065
1066 if (mipi_dsi_packet_format_is_long(msg->type))
1067 cmd |= CMD_LONG;
1068
1069 if (rx_len) {
1070 cmd |= READ_CMD;
1071 wait = READ_COMPLETED_WITH_ERR | READ_COMPLETED;
1072 ctl = READ_EN | BTA_EN;
1073 } else if (msg->flags & MIPI_DSI_MSG_REQ_ACK) {
1074 cmd |= BTA_REQ;
1075 wait = ACK_WITH_ERR_RCVD | ACK_RCVD;
1076 ctl = BTA_EN;
1077 }
1078
1079 writel(readl(dsi->regs + MCTL_MAIN_DATA_CTL) | ctl,
1080 dsi->regs + MCTL_MAIN_DATA_CTL);
1081
1082 writel(cmd, dsi->regs + DIRECT_CMD_MAIN_SETTINGS);
1083
1084 for (i = 0; i < tx_len; i += 4) {
1085 const u8 *buf = msg->tx_buf;
1086 int j;
1087
1088 val = 0;
1089 for (j = 0; j < 4 && j + i < tx_len; j++)
1090 val |= (u32)buf[i + j] << (8 * j);
1091
1092 writel(val, dsi->regs + DIRECT_CMD_WRDATA);
1093 }
1094
1095 /* Clear status flags before sending the command. */
1096 writel(wait, dsi->regs + DIRECT_CMD_STS_CLR);
1097 writel(wait, dsi->regs + DIRECT_CMD_STS_CTL);
1098 reinit_completion(&dsi->direct_cmd_comp);
1099 writel(0, dsi->regs + DIRECT_CMD_SEND);
1100
1101 wait_for_completion_timeout(&dsi->direct_cmd_comp,
1102 msecs_to_jiffies(1000));
1103
1104 sts = readl(dsi->regs + DIRECT_CMD_STS);
1105 writel(wait, dsi->regs + DIRECT_CMD_STS_CLR);
1106 writel(0, dsi->regs + DIRECT_CMD_STS_CTL);
1107
1108 writel(readl(dsi->regs + MCTL_MAIN_DATA_CTL) & ~ctl,
1109 dsi->regs + MCTL_MAIN_DATA_CTL);
1110
1111 /* We did not receive the events we were waiting for. */
1112 if (!(sts & wait)) {
1113 ret = -ETIMEDOUT;
1114 goto out;
1115 }
1116
1117 /* 'READ' or 'WRITE with ACK' failed. */
1118 if (sts & (READ_COMPLETED_WITH_ERR | ACK_WITH_ERR_RCVD)) {
1119 ret = -EIO;
1120 goto out;
1121 }
1122
1123 for (i = 0; i < rx_len; i += 4) {
1124 u8 *buf = msg->rx_buf;
1125 int j;
1126
1127 val = readl(dsi->regs + DIRECT_CMD_RDDATA);
1128 for (j = 0; j < 4 && j + i < rx_len; j++)
1129 buf[i + j] = val >> (8 * j);
1130 }
1131
1132out:
1133 pm_runtime_put(host->dev);
1134 return ret;
1135}
1136
1137static const struct mipi_dsi_host_ops cdns_dsi_ops = {
1138 .attach = cdns_dsi_attach,
1139 .detach = cdns_dsi_detach,
1140 .transfer = cdns_dsi_transfer,
1141};
1142
1143static int __maybe_unused cdns_dsi_resume(struct device *dev)
1144{
1145 struct cdns_dsi *dsi = dev_get_drvdata(dev);
1146
1147 reset_control_deassert(dsi->dsi_p_rst);
1148 clk_prepare_enable(dsi->dsi_p_clk);
1149 clk_prepare_enable(dsi->dsi_sys_clk);
1150
1151 return 0;
1152}
1153
1154static int __maybe_unused cdns_dsi_suspend(struct device *dev)
1155{
1156 struct cdns_dsi *dsi = dev_get_drvdata(dev);
1157
1158 clk_disable_unprepare(dsi->dsi_sys_clk);
1159 clk_disable_unprepare(dsi->dsi_p_clk);
1160 reset_control_assert(dsi->dsi_p_rst);
1161 dsi->link_initialized = false;
1162 return 0;
1163}
1164
1165static UNIVERSAL_DEV_PM_OPS(cdns_dsi_pm_ops, cdns_dsi_suspend, cdns_dsi_resume,
1166 NULL);
1167
1168static int cdns_dsi_drm_probe(struct platform_device *pdev)
1169{
1170 struct cdns_dsi *dsi;
1171 struct cdns_dsi_input *input;
1172 struct resource *res;
1173 int ret, irq;
1174 u32 val;
1175
1176 dsi = devm_kzalloc(&pdev->dev, sizeof(*dsi), GFP_KERNEL);
1177 if (!dsi)
1178 return -ENOMEM;
1179
1180 platform_set_drvdata(pdev, dsi);
1181
1182 input = &dsi->input;
1183
1184 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1185 dsi->regs = devm_ioremap_resource(&pdev->dev, res);
1186 if (IS_ERR(dsi->regs))
1187 return PTR_ERR(dsi->regs);
1188
1189 dsi->dsi_p_clk = devm_clk_get(&pdev->dev, "dsi_p_clk");
1190 if (IS_ERR(dsi->dsi_p_clk))
1191 return PTR_ERR(dsi->dsi_p_clk);
1192
1193 dsi->dsi_p_rst = devm_reset_control_get_optional_exclusive(&pdev->dev,
1194 "dsi_p_rst");
1195 if (IS_ERR(dsi->dsi_p_rst))
1196 return PTR_ERR(dsi->dsi_p_rst);
1197
1198 dsi->dsi_sys_clk = devm_clk_get(&pdev->dev, "dsi_sys_clk");
1199 if (IS_ERR(dsi->dsi_sys_clk))
1200 return PTR_ERR(dsi->dsi_sys_clk);
1201
1202 irq = platform_get_irq(pdev, 0);
1203 if (irq < 0)
1204 return irq;
1205
1206 dsi->dphy = devm_phy_get(&pdev->dev, "dphy");
1207 if (IS_ERR(dsi->dphy))
1208 return PTR_ERR(dsi->dphy);
1209
1210 ret = clk_prepare_enable(dsi->dsi_p_clk);
1211 if (ret)
1212 return ret;
1213
1214 val = readl(dsi->regs + ID_REG);
1215 if (REV_VENDOR_ID(val) != 0xcad) {
1216 dev_err(&pdev->dev, "invalid vendor id\n");
1217 ret = -EINVAL;
1218 goto err_disable_pclk;
1219 }
1220
1221 val = readl(dsi->regs + IP_CONF);
1222 dsi->direct_cmd_fifo_depth = 1 << (DIRCMD_FIFO_DEPTH(val) + 2);
1223 dsi->rx_fifo_depth = RX_FIFO_DEPTH(val);
1224 init_completion(&dsi->direct_cmd_comp);
1225
1226 writel(0, dsi->regs + MCTL_MAIN_DATA_CTL);
1227 writel(0, dsi->regs + MCTL_MAIN_EN);
1228 writel(0, dsi->regs + MCTL_MAIN_PHY_CTL);
1229
1230 /*
1231 * We only support the DPI input, so force input->id to
1232 * CDNS_DPI_INPUT.
1233 */
1234 input->id = CDNS_DPI_INPUT;
1235 input->bridge.funcs = &cdns_dsi_bridge_funcs;
1236 input->bridge.of_node = pdev->dev.of_node;
1237
1238 /* Mask all interrupts before registering the IRQ handler. */
1239 writel(0, dsi->regs + MCTL_MAIN_STS_CTL);
1240 writel(0, dsi->regs + MCTL_DPHY_ERR_CTL1);
1241 writel(0, dsi->regs + CMD_MODE_STS_CTL);
1242 writel(0, dsi->regs + DIRECT_CMD_STS_CTL);
1243 writel(0, dsi->regs + DIRECT_CMD_RD_STS_CTL);
1244 writel(0, dsi->regs + VID_MODE_STS_CTL);
1245 writel(0, dsi->regs + TVG_STS_CTL);
1246 writel(0, dsi->regs + DPI_IRQ_EN);
1247 ret = devm_request_irq(&pdev->dev, irq, cdns_dsi_interrupt, 0,
1248 dev_name(&pdev->dev), dsi);
1249 if (ret)
1250 goto err_disable_pclk;
1251
1252 pm_runtime_enable(&pdev->dev);
1253 dsi->base.dev = &pdev->dev;
1254 dsi->base.ops = &cdns_dsi_ops;
1255
1256 ret = mipi_dsi_host_register(&dsi->base);
1257 if (ret)
1258 goto err_disable_runtime_pm;
1259
1260 clk_disable_unprepare(dsi->dsi_p_clk);
1261
1262 return 0;
1263
1264err_disable_runtime_pm:
1265 pm_runtime_disable(&pdev->dev);
1266
1267err_disable_pclk:
1268 clk_disable_unprepare(dsi->dsi_p_clk);
1269
1270 return ret;
1271}
1272
1273static int cdns_dsi_drm_remove(struct platform_device *pdev)
1274{
1275 struct cdns_dsi *dsi = platform_get_drvdata(pdev);
1276
1277 mipi_dsi_host_unregister(&dsi->base);
1278 pm_runtime_disable(&pdev->dev);
1279
1280 return 0;
1281}
1282
1283static const struct of_device_id cdns_dsi_of_match[] = {
1284 { .compatible = "cdns,dsi" },
1285 { },
1286};
1287
1288static struct platform_driver cdns_dsi_platform_driver = {
1289 .probe = cdns_dsi_drm_probe,
1290 .remove = cdns_dsi_drm_remove,
1291 .driver = {
1292 .name = "cdns-dsi",
1293 .of_match_table = cdns_dsi_of_match,
1294 .pm = &cdns_dsi_pm_ops,
1295 },
1296};
1297module_platform_driver(cdns_dsi_platform_driver);
1298
1299MODULE_AUTHOR("Boris Brezillon <boris.brezillon@bootlin.com>");
1300MODULE_DESCRIPTION("Cadence DSI driver");
1301MODULE_LICENSE("GPL");
1302MODULE_ALIAS("platform:cdns-dsi");
1303
1304