1// SPDX-License-Identifier: GPL-2.0+
2//
3// Copyright (c) 2011 Samsung Electronics Co., Ltd
4// http://www.samsung.com
5
6#include <linux/err.h>
7#include <linux/of_gpio.h>
8#include <linux/gpio/consumer.h>
9#include <linux/module.h>
10#include <linux/platform_device.h>
11#include <linux/regulator/driver.h>
12#include <linux/regulator/machine.h>
13#include <linux/mfd/samsung/core.h>
14#include <linux/mfd/samsung/s5m8767.h>
15#include <linux/regulator/of_regulator.h>
16#include <linux/regmap.h>
17
18#define S5M8767_OPMODE_NORMAL_MODE 0x1
19
20struct s5m8767_info {
21 struct device *dev;
22 struct sec_pmic_dev *iodev;
23 int num_regulators;
24 struct sec_opmode_data *opmode;
25
26 int ramp_delay;
27 bool buck2_ramp;
28 bool buck3_ramp;
29 bool buck4_ramp;
30
31 bool buck2_gpiodvs;
32 bool buck3_gpiodvs;
33 bool buck4_gpiodvs;
34 u8 buck2_vol[8];
35 u8 buck3_vol[8];
36 u8 buck4_vol[8];
37 int buck_gpios[3];
38 int buck_ds[3];
39 int buck_gpioindex;
40};
41
42struct sec_voltage_desc {
43 int max;
44 int min;
45 int step;
46};
47
48static const struct sec_voltage_desc buck_voltage_val1 = {
49 .max = 2225000,
50 .min = 650000,
51 .step = 6250,
52};
53
54static const struct sec_voltage_desc buck_voltage_val2 = {
55 .max = 1600000,
56 .min = 600000,
57 .step = 6250,
58};
59
60static const struct sec_voltage_desc buck_voltage_val3 = {
61 .max = 3000000,
62 .min = 750000,
63 .step = 12500,
64};
65
66static const struct sec_voltage_desc ldo_voltage_val1 = {
67 .max = 3950000,
68 .min = 800000,
69 .step = 50000,
70};
71
72static const struct sec_voltage_desc ldo_voltage_val2 = {
73 .max = 2375000,
74 .min = 800000,
75 .step = 25000,
76};
77
78static const struct sec_voltage_desc *reg_voltage_map[] = {
79 [S5M8767_LDO1] = &ldo_voltage_val2,
80 [S5M8767_LDO2] = &ldo_voltage_val2,
81 [S5M8767_LDO3] = &ldo_voltage_val1,
82 [S5M8767_LDO4] = &ldo_voltage_val1,
83 [S5M8767_LDO5] = &ldo_voltage_val1,
84 [S5M8767_LDO6] = &ldo_voltage_val2,
85 [S5M8767_LDO7] = &ldo_voltage_val2,
86 [S5M8767_LDO8] = &ldo_voltage_val2,
87 [S5M8767_LDO9] = &ldo_voltage_val1,
88 [S5M8767_LDO10] = &ldo_voltage_val1,
89 [S5M8767_LDO11] = &ldo_voltage_val1,
90 [S5M8767_LDO12] = &ldo_voltage_val1,
91 [S5M8767_LDO13] = &ldo_voltage_val1,
92 [S5M8767_LDO14] = &ldo_voltage_val1,
93 [S5M8767_LDO15] = &ldo_voltage_val2,
94 [S5M8767_LDO16] = &ldo_voltage_val1,
95 [S5M8767_LDO17] = &ldo_voltage_val1,
96 [S5M8767_LDO18] = &ldo_voltage_val1,
97 [S5M8767_LDO19] = &ldo_voltage_val1,
98 [S5M8767_LDO20] = &ldo_voltage_val1,
99 [S5M8767_LDO21] = &ldo_voltage_val1,
100 [S5M8767_LDO22] = &ldo_voltage_val1,
101 [S5M8767_LDO23] = &ldo_voltage_val1,
102 [S5M8767_LDO24] = &ldo_voltage_val1,
103 [S5M8767_LDO25] = &ldo_voltage_val1,
104 [S5M8767_LDO26] = &ldo_voltage_val1,
105 [S5M8767_LDO27] = &ldo_voltage_val1,
106 [S5M8767_LDO28] = &ldo_voltage_val1,
107 [S5M8767_BUCK1] = &buck_voltage_val1,
108 [S5M8767_BUCK2] = &buck_voltage_val2,
109 [S5M8767_BUCK3] = &buck_voltage_val2,
110 [S5M8767_BUCK4] = &buck_voltage_val2,
111 [S5M8767_BUCK5] = &buck_voltage_val1,
112 [S5M8767_BUCK6] = &buck_voltage_val1,
113 [S5M8767_BUCK7] = &buck_voltage_val3,
114 [S5M8767_BUCK8] = &buck_voltage_val3,
115 [S5M8767_BUCK9] = &buck_voltage_val3,
116};
117
118static const unsigned int s5m8767_opmode_reg[][4] = {
119 /* {OFF, ON, LOWPOWER, SUSPEND} */
120 /* LDO1 ... LDO28 */
121 {0x0, 0x3, 0x2, 0x1}, /* LDO1 */
122 {0x0, 0x3, 0x2, 0x1},
123 {0x0, 0x3, 0x2, 0x1},
124 {0x0, 0x0, 0x0, 0x0},
125 {0x0, 0x3, 0x2, 0x1}, /* LDO5 */
126 {0x0, 0x3, 0x2, 0x1},
127 {0x0, 0x3, 0x2, 0x1},
128 {0x0, 0x3, 0x2, 0x1},
129 {0x0, 0x3, 0x2, 0x1},
130 {0x0, 0x3, 0x2, 0x1}, /* LDO10 */
131 {0x0, 0x3, 0x2, 0x1},
132 {0x0, 0x3, 0x2, 0x1},
133 {0x0, 0x3, 0x2, 0x1},
134 {0x0, 0x3, 0x2, 0x1},
135 {0x0, 0x3, 0x2, 0x1}, /* LDO15 */
136 {0x0, 0x3, 0x2, 0x1},
137 {0x0, 0x3, 0x2, 0x1},
138 {0x0, 0x0, 0x0, 0x0},
139 {0x0, 0x3, 0x2, 0x1},
140 {0x0, 0x3, 0x2, 0x1}, /* LDO20 */
141 {0x0, 0x3, 0x2, 0x1},
142 {0x0, 0x3, 0x2, 0x1},
143 {0x0, 0x0, 0x0, 0x0},
144 {0x0, 0x3, 0x2, 0x1},
145 {0x0, 0x3, 0x2, 0x1}, /* LDO25 */
146 {0x0, 0x3, 0x2, 0x1},
147 {0x0, 0x3, 0x2, 0x1},
148 {0x0, 0x3, 0x2, 0x1}, /* LDO28 */
149
150 /* BUCK1 ... BUCK9 */
151 {0x0, 0x3, 0x1, 0x1}, /* BUCK1 */
152 {0x0, 0x3, 0x1, 0x1},
153 {0x0, 0x3, 0x1, 0x1},
154 {0x0, 0x3, 0x1, 0x1},
155 {0x0, 0x3, 0x2, 0x1}, /* BUCK5 */
156 {0x0, 0x3, 0x1, 0x1},
157 {0x0, 0x3, 0x1, 0x1},
158 {0x0, 0x3, 0x1, 0x1},
159 {0x0, 0x3, 0x1, 0x1}, /* BUCK9 */
160};
161
162static int s5m8767_get_register(struct s5m8767_info *s5m8767, int reg_id,
163 int *reg, int *enable_ctrl)
164{
165 int i;
166 unsigned int mode;
167
168 switch (reg_id) {
169 case S5M8767_LDO1 ... S5M8767_LDO2:
170 *reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
171 break;
172 case S5M8767_LDO3 ... S5M8767_LDO28:
173 *reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
174 break;
175 case S5M8767_BUCK1:
176 *reg = S5M8767_REG_BUCK1CTRL1;
177 break;
178 case S5M8767_BUCK2 ... S5M8767_BUCK4:
179 *reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9;
180 break;
181 case S5M8767_BUCK5:
182 *reg = S5M8767_REG_BUCK5CTRL1;
183 break;
184 case S5M8767_BUCK6 ... S5M8767_BUCK9:
185 *reg = S5M8767_REG_BUCK6CTRL1 + (reg_id - S5M8767_BUCK6) * 2;
186 break;
187 default:
188 return -EINVAL;
189 }
190
191 for (i = 0; i < s5m8767->num_regulators; i++) {
192 if (s5m8767->opmode[i].id == reg_id) {
193 mode = s5m8767->opmode[i].mode;
194 break;
195 }
196 }
197
198 if (i >= s5m8767->num_regulators)
199 return -EINVAL;
200
201 *enable_ctrl = s5m8767_opmode_reg[reg_id][mode] << S5M8767_ENCTRL_SHIFT;
202
203 return 0;
204}
205
206static int s5m8767_get_vsel_reg(int reg_id, struct s5m8767_info *s5m8767)
207{
208 int reg;
209
210 switch (reg_id) {
211 case S5M8767_LDO1 ... S5M8767_LDO2:
212 reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
213 break;
214 case S5M8767_LDO3 ... S5M8767_LDO28:
215 reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
216 break;
217 case S5M8767_BUCK1:
218 reg = S5M8767_REG_BUCK1CTRL2;
219 break;
220 case S5M8767_BUCK2:
221 reg = S5M8767_REG_BUCK2DVS1;
222 if (s5m8767->buck2_gpiodvs)
223 reg += s5m8767->buck_gpioindex;
224 break;
225 case S5M8767_BUCK3:
226 reg = S5M8767_REG_BUCK3DVS1;
227 if (s5m8767->buck3_gpiodvs)
228 reg += s5m8767->buck_gpioindex;
229 break;
230 case S5M8767_BUCK4:
231 reg = S5M8767_REG_BUCK4DVS1;
232 if (s5m8767->buck4_gpiodvs)
233 reg += s5m8767->buck_gpioindex;
234 break;
235 case S5M8767_BUCK5:
236 reg = S5M8767_REG_BUCK5CTRL2;
237 break;
238 case S5M8767_BUCK6 ... S5M8767_BUCK9:
239 reg = S5M8767_REG_BUCK6CTRL2 + (reg_id - S5M8767_BUCK6) * 2;
240 break;
241 default:
242 return -EINVAL;
243 }
244
245 return reg;
246}
247
248static int s5m8767_convert_voltage_to_sel(const struct sec_voltage_desc *desc,
249 int min_vol)
250{
251 int selector = 0;
252
253 if (desc == NULL)
254 return -EINVAL;
255
256 if (min_vol > desc->max)
257 return -EINVAL;
258
259 if (min_vol < desc->min)
260 min_vol = desc->min;
261
262 selector = DIV_ROUND_UP(min_vol - desc->min, desc->step);
263
264 if (desc->min + desc->step * selector > desc->max)
265 return -EINVAL;
266
267 return selector;
268}
269
270static inline int s5m8767_set_high(struct s5m8767_info *s5m8767)
271{
272 int temp_index = s5m8767->buck_gpioindex;
273
274 gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
275 gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
276 gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
277
278 return 0;
279}
280
281static inline int s5m8767_set_low(struct s5m8767_info *s5m8767)
282{
283 int temp_index = s5m8767->buck_gpioindex;
284
285 gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
286 gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
287 gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
288
289 return 0;
290}
291
292static int s5m8767_set_voltage_sel(struct regulator_dev *rdev,
293 unsigned selector)
294{
295 struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
296 int reg_id = rdev_get_id(rdev);
297 int old_index, index = 0;
298 u8 *buck234_vol = NULL;
299
300 switch (reg_id) {
301 case S5M8767_LDO1 ... S5M8767_LDO28:
302 break;
303 case S5M8767_BUCK1 ... S5M8767_BUCK6:
304 if (reg_id == S5M8767_BUCK2 && s5m8767->buck2_gpiodvs)
305 buck234_vol = &s5m8767->buck2_vol[0];
306 else if (reg_id == S5M8767_BUCK3 && s5m8767->buck3_gpiodvs)
307 buck234_vol = &s5m8767->buck3_vol[0];
308 else if (reg_id == S5M8767_BUCK4 && s5m8767->buck4_gpiodvs)
309 buck234_vol = &s5m8767->buck4_vol[0];
310 break;
311 case S5M8767_BUCK7 ... S5M8767_BUCK8:
312 return -EINVAL;
313 case S5M8767_BUCK9:
314 break;
315 default:
316 return -EINVAL;
317 }
318
319 /* buck234_vol != NULL means to control buck234 voltage via DVS GPIO */
320 if (buck234_vol) {
321 while (*buck234_vol != selector) {
322 buck234_vol++;
323 index++;
324 }
325 old_index = s5m8767->buck_gpioindex;
326 s5m8767->buck_gpioindex = index;
327
328 if (index > old_index)
329 return s5m8767_set_high(s5m8767);
330 else
331 return s5m8767_set_low(s5m8767);
332 } else {
333 return regulator_set_voltage_sel_regmap(rdev, selector);
334 }
335}
336
337static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev,
338 unsigned int old_sel,
339 unsigned int new_sel)
340{
341 struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
342
343 if ((old_sel < new_sel) && s5m8767->ramp_delay)
344 return DIV_ROUND_UP(rdev->desc->uV_step * (new_sel - old_sel),
345 s5m8767->ramp_delay * 1000);
346 return 0;
347}
348
349static const struct regulator_ops s5m8767_ops = {
350 .list_voltage = regulator_list_voltage_linear,
351 .is_enabled = regulator_is_enabled_regmap,
352 .enable = regulator_enable_regmap,
353 .disable = regulator_disable_regmap,
354 .get_voltage_sel = regulator_get_voltage_sel_regmap,
355 .set_voltage_sel = s5m8767_set_voltage_sel,
356 .set_voltage_time_sel = s5m8767_set_voltage_time_sel,
357};
358
359static const struct regulator_ops s5m8767_buck78_ops = {
360 .list_voltage = regulator_list_voltage_linear,
361 .is_enabled = regulator_is_enabled_regmap,
362 .enable = regulator_enable_regmap,
363 .disable = regulator_disable_regmap,
364 .get_voltage_sel = regulator_get_voltage_sel_regmap,
365 .set_voltage_sel = regulator_set_voltage_sel_regmap,
366};
367
368#define s5m8767_regulator_desc(_name) { \
369 .name = #_name, \
370 .id = S5M8767_##_name, \
371 .ops = &s5m8767_ops, \
372 .type = REGULATOR_VOLTAGE, \
373 .owner = THIS_MODULE, \
374}
375
376#define s5m8767_regulator_buck78_desc(_name) { \
377 .name = #_name, \
378 .id = S5M8767_##_name, \
379 .ops = &s5m8767_buck78_ops, \
380 .type = REGULATOR_VOLTAGE, \
381 .owner = THIS_MODULE, \
382}
383
384static struct regulator_desc regulators[] = {
385 s5m8767_regulator_desc(LDO1),
386 s5m8767_regulator_desc(LDO2),
387 s5m8767_regulator_desc(LDO3),
388 s5m8767_regulator_desc(LDO4),
389 s5m8767_regulator_desc(LDO5),
390 s5m8767_regulator_desc(LDO6),
391 s5m8767_regulator_desc(LDO7),
392 s5m8767_regulator_desc(LDO8),
393 s5m8767_regulator_desc(LDO9),
394 s5m8767_regulator_desc(LDO10),
395 s5m8767_regulator_desc(LDO11),
396 s5m8767_regulator_desc(LDO12),
397 s5m8767_regulator_desc(LDO13),
398 s5m8767_regulator_desc(LDO14),
399 s5m8767_regulator_desc(LDO15),
400 s5m8767_regulator_desc(LDO16),
401 s5m8767_regulator_desc(LDO17),
402 s5m8767_regulator_desc(LDO18),
403 s5m8767_regulator_desc(LDO19),
404 s5m8767_regulator_desc(LDO20),
405 s5m8767_regulator_desc(LDO21),
406 s5m8767_regulator_desc(LDO22),
407 s5m8767_regulator_desc(LDO23),
408 s5m8767_regulator_desc(LDO24),
409 s5m8767_regulator_desc(LDO25),
410 s5m8767_regulator_desc(LDO26),
411 s5m8767_regulator_desc(LDO27),
412 s5m8767_regulator_desc(LDO28),
413 s5m8767_regulator_desc(BUCK1),
414 s5m8767_regulator_desc(BUCK2),
415 s5m8767_regulator_desc(BUCK3),
416 s5m8767_regulator_desc(BUCK4),
417 s5m8767_regulator_desc(BUCK5),
418 s5m8767_regulator_desc(BUCK6),
419 s5m8767_regulator_buck78_desc(BUCK7),
420 s5m8767_regulator_buck78_desc(BUCK8),
421 s5m8767_regulator_desc(BUCK9),
422};
423
424/*
425 * Enable GPIO control over BUCK9 in regulator_config for that regulator.
426 */
427static void s5m8767_regulator_config_ext_control(struct s5m8767_info *s5m8767,
428 struct sec_regulator_data *rdata,
429 struct regulator_config *config)
430{
431 int i, mode = 0;
432
433 if (rdata->id != S5M8767_BUCK9)
434 return;
435
436 /* Check if opmode for regulator matches S5M8767_ENCTRL_USE_GPIO */
437 for (i = 0; i < s5m8767->num_regulators; i++) {
438 const struct sec_opmode_data *opmode = &s5m8767->opmode[i];
439 if (opmode->id == rdata->id) {
440 mode = s5m8767_opmode_reg[rdata->id][opmode->mode];
441 break;
442 }
443 }
444 if (mode != S5M8767_ENCTRL_USE_GPIO) {
445 dev_warn(s5m8767->dev,
446 "ext-control for %pOFn: mismatched op_mode (%x), ignoring\n",
447 rdata->reg_node, mode);
448 return;
449 }
450
451 if (!rdata->ext_control_gpiod) {
452 dev_warn(s5m8767->dev,
453 "ext-control for %pOFn: GPIO not valid, ignoring\n",
454 rdata->reg_node);
455 return;
456 }
457
458 config->ena_gpiod = rdata->ext_control_gpiod;
459}
460
461/*
462 * Turn on GPIO control over BUCK9.
463 */
464static int s5m8767_enable_ext_control(struct s5m8767_info *s5m8767,
465 struct regulator_dev *rdev)
466{
467 int id = rdev_get_id(rdev);
468 int ret, reg, enable_ctrl;
469
470 if (id != S5M8767_BUCK9)
471 return -EINVAL;
472
473 ret = s5m8767_get_register(s5m8767, id, &reg, &enable_ctrl);
474 if (ret)
475 return ret;
476
477 return regmap_update_bits(s5m8767->iodev->regmap_pmic,
478 reg, S5M8767_ENCTRL_MASK,
479 S5M8767_ENCTRL_USE_GPIO << S5M8767_ENCTRL_SHIFT);
480}
481
482
483#ifdef CONFIG_OF
484static int s5m8767_pmic_dt_parse_dvs_gpio(struct sec_pmic_dev *iodev,
485 struct sec_platform_data *pdata,
486 struct device_node *pmic_np)
487{
488 int i, gpio;
489
490 for (i = 0; i < 3; i++) {
491 gpio = of_get_named_gpio(pmic_np,
492 "s5m8767,pmic-buck-dvs-gpios", i);
493 if (!gpio_is_valid(gpio)) {
494 dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio);
495 return -EINVAL;
496 }
497 pdata->buck_gpios[i] = gpio;
498 }
499 return 0;
500}
501
502static int s5m8767_pmic_dt_parse_ds_gpio(struct sec_pmic_dev *iodev,
503 struct sec_platform_data *pdata,
504 struct device_node *pmic_np)
505{
506 int i, gpio;
507
508 for (i = 0; i < 3; i++) {
509 gpio = of_get_named_gpio(pmic_np,
510 "s5m8767,pmic-buck-ds-gpios", i);
511 if (!gpio_is_valid(gpio)) {
512 dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio);
513 return -EINVAL;
514 }
515 pdata->buck_ds[i] = gpio;
516 }
517 return 0;
518}
519
520static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev,
521 struct sec_platform_data *pdata)
522{
523 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
524 struct device_node *pmic_np, *regulators_np, *reg_np;
525 struct sec_regulator_data *rdata;
526 struct sec_opmode_data *rmode;
527 unsigned int i, dvs_voltage_nr = 8, ret;
528
529 pmic_np = iodev->dev->of_node;
530 if (!pmic_np) {
531 dev_err(iodev->dev, "could not find pmic sub-node\n");
532 return -ENODEV;
533 }
534
535 regulators_np = of_get_child_by_name(pmic_np, "regulators");
536 if (!regulators_np) {
537 dev_err(iodev->dev, "could not find regulators sub-node\n");
538 return -EINVAL;
539 }
540
541 /* count the number of regulators to be supported in pmic */
542 pdata->num_regulators = of_get_child_count(regulators_np);
543
544 rdata = devm_kcalloc(&pdev->dev,
545 pdata->num_regulators, sizeof(*rdata),
546 GFP_KERNEL);
547 if (!rdata)
548 return -ENOMEM;
549
550 rmode = devm_kcalloc(&pdev->dev,
551 pdata->num_regulators, sizeof(*rmode),
552 GFP_KERNEL);
553 if (!rmode)
554 return -ENOMEM;
555
556 pdata->regulators = rdata;
557 pdata->opmode = rmode;
558 for_each_child_of_node(regulators_np, reg_np) {
559 for (i = 0; i < ARRAY_SIZE(regulators); i++)
560 if (of_node_name_eq(reg_np, regulators[i].name))
561 break;
562
563 if (i == ARRAY_SIZE(regulators)) {
564 dev_warn(iodev->dev,
565 "don't know how to configure regulator %pOFn\n",
566 reg_np);
567 continue;
568 }
569
570 rdata->ext_control_gpiod = devm_gpiod_get_from_of_node(
571 &pdev->dev,
572 reg_np,
573 "s5m8767,pmic-ext-control-gpios",
574 0,
575 GPIOD_OUT_HIGH | GPIOD_FLAGS_BIT_NONEXCLUSIVE,
576 "s5m8767");
577 if (IS_ERR(rdata->ext_control_gpiod))
578 return PTR_ERR(rdata->ext_control_gpiod);
579
580 rdata->id = i;
581 rdata->initdata = of_get_regulator_init_data(
582 &pdev->dev, reg_np,
583 &regulators[i]);
584 rdata->reg_node = reg_np;
585 rdata++;
586 rmode->id = i;
587 if (of_property_read_u32(reg_np, "op_mode",
588 &rmode->mode)) {
589 dev_warn(iodev->dev,
590 "no op_mode property property at %pOF\n",
591 reg_np);
592
593 rmode->mode = S5M8767_OPMODE_NORMAL_MODE;
594 }
595 rmode++;
596 }
597
598 of_node_put(regulators_np);
599
600 if (of_get_property(pmic_np, "s5m8767,pmic-buck2-uses-gpio-dvs", NULL)) {
601 pdata->buck2_gpiodvs = true;
602
603 if (of_property_read_u32_array(pmic_np,
604 "s5m8767,pmic-buck2-dvs-voltage",
605 pdata->buck2_voltage, dvs_voltage_nr)) {
606 dev_err(iodev->dev, "buck2 voltages not specified\n");
607 return -EINVAL;
608 }
609 }
610
611 if (of_get_property(pmic_np, "s5m8767,pmic-buck3-uses-gpio-dvs", NULL)) {
612 pdata->buck3_gpiodvs = true;
613
614 if (of_property_read_u32_array(pmic_np,
615 "s5m8767,pmic-buck3-dvs-voltage",
616 pdata->buck3_voltage, dvs_voltage_nr)) {
617 dev_err(iodev->dev, "buck3 voltages not specified\n");
618 return -EINVAL;
619 }
620 }
621
622 if (of_get_property(pmic_np, "s5m8767,pmic-buck4-uses-gpio-dvs", NULL)) {
623 pdata->buck4_gpiodvs = true;
624
625 if (of_property_read_u32_array(pmic_np,
626 "s5m8767,pmic-buck4-dvs-voltage",
627 pdata->buck4_voltage, dvs_voltage_nr)) {
628 dev_err(iodev->dev, "buck4 voltages not specified\n");
629 return -EINVAL;
630 }
631 }
632
633 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
634 pdata->buck4_gpiodvs) {
635 ret = s5m8767_pmic_dt_parse_dvs_gpio(iodev, pdata, pmic_np);
636 if (ret)
637 return -EINVAL;
638
639 if (of_property_read_u32(pmic_np,
640 "s5m8767,pmic-buck-default-dvs-idx",
641 &pdata->buck_default_idx)) {
642 pdata->buck_default_idx = 0;
643 } else {
644 if (pdata->buck_default_idx >= 8) {
645 pdata->buck_default_idx = 0;
646 dev_info(iodev->dev,
647 "invalid value for default dvs index, use 0\n");
648 }
649 }
650 }
651
652 ret = s5m8767_pmic_dt_parse_ds_gpio(iodev, pdata, pmic_np);
653 if (ret)
654 return -EINVAL;
655
656 if (of_get_property(pmic_np, "s5m8767,pmic-buck2-ramp-enable", NULL))
657 pdata->buck2_ramp_enable = true;
658
659 if (of_get_property(pmic_np, "s5m8767,pmic-buck3-ramp-enable", NULL))
660 pdata->buck3_ramp_enable = true;
661
662 if (of_get_property(pmic_np, "s5m8767,pmic-buck4-ramp-enable", NULL))
663 pdata->buck4_ramp_enable = true;
664
665 if (pdata->buck2_ramp_enable || pdata->buck3_ramp_enable
666 || pdata->buck4_ramp_enable) {
667 if (of_property_read_u32(pmic_np, "s5m8767,pmic-buck-ramp-delay",
668 &pdata->buck_ramp_delay))
669 pdata->buck_ramp_delay = 0;
670 }
671
672 return 0;
673}
674#else
675static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev,
676 struct sec_platform_data *pdata)
677{
678 return 0;
679}
680#endif /* CONFIG_OF */
681
682static int s5m8767_pmic_probe(struct platform_device *pdev)
683{
684 struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
685 struct sec_platform_data *pdata = iodev->pdata;
686 struct regulator_config config = { };
687 struct s5m8767_info *s5m8767;
688 int i, ret, buck_init;
689
690 if (!pdata) {
691 dev_err(pdev->dev.parent, "Platform data not supplied\n");
692 return -ENODEV;
693 }
694
695 if (iodev->dev->of_node) {
696 ret = s5m8767_pmic_dt_parse_pdata(pdev, pdata);
697 if (ret)
698 return ret;
699 }
700
701 if (pdata->buck2_gpiodvs) {
702 if (pdata->buck3_gpiodvs || pdata->buck4_gpiodvs) {
703 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
704 return -EINVAL;
705 }
706 }
707
708 if (pdata->buck3_gpiodvs) {
709 if (pdata->buck2_gpiodvs || pdata->buck4_gpiodvs) {
710 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
711 return -EINVAL;
712 }
713 }
714
715 if (pdata->buck4_gpiodvs) {
716 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs) {
717 dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
718 return -EINVAL;
719 }
720 }
721
722 s5m8767 = devm_kzalloc(&pdev->dev, sizeof(struct s5m8767_info),
723 GFP_KERNEL);
724 if (!s5m8767)
725 return -ENOMEM;
726
727 s5m8767->dev = &pdev->dev;
728 s5m8767->iodev = iodev;
729 s5m8767->num_regulators = pdata->num_regulators;
730 platform_set_drvdata(pdev, s5m8767);
731
732 s5m8767->buck_gpioindex = pdata->buck_default_idx;
733 s5m8767->buck2_gpiodvs = pdata->buck2_gpiodvs;
734 s5m8767->buck3_gpiodvs = pdata->buck3_gpiodvs;
735 s5m8767->buck4_gpiodvs = pdata->buck4_gpiodvs;
736 s5m8767->buck_gpios[0] = pdata->buck_gpios[0];
737 s5m8767->buck_gpios[1] = pdata->buck_gpios[1];
738 s5m8767->buck_gpios[2] = pdata->buck_gpios[2];
739 s5m8767->buck_ds[0] = pdata->buck_ds[0];
740 s5m8767->buck_ds[1] = pdata->buck_ds[1];
741 s5m8767->buck_ds[2] = pdata->buck_ds[2];
742
743 s5m8767->ramp_delay = pdata->buck_ramp_delay;
744 s5m8767->buck2_ramp = pdata->buck2_ramp_enable;
745 s5m8767->buck3_ramp = pdata->buck3_ramp_enable;
746 s5m8767->buck4_ramp = pdata->buck4_ramp_enable;
747 s5m8767->opmode = pdata->opmode;
748
749 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
750 pdata->buck2_init);
751
752 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK2DVS2,
753 buck_init);
754
755 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
756 pdata->buck3_init);
757
758 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK3DVS2,
759 buck_init);
760
761 buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
762 pdata->buck4_init);
763
764 regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK4DVS2,
765 buck_init);
766
767 for (i = 0; i < 8; i++) {
768 if (s5m8767->buck2_gpiodvs) {
769 s5m8767->buck2_vol[i] =
770 s5m8767_convert_voltage_to_sel(
771 &buck_voltage_val2,
772 pdata->buck2_voltage[i]);
773 }
774
775 if (s5m8767->buck3_gpiodvs) {
776 s5m8767->buck3_vol[i] =
777 s5m8767_convert_voltage_to_sel(
778 &buck_voltage_val2,
779 pdata->buck3_voltage[i]);
780 }
781
782 if (s5m8767->buck4_gpiodvs) {
783 s5m8767->buck4_vol[i] =
784 s5m8767_convert_voltage_to_sel(
785 &buck_voltage_val2,
786 pdata->buck4_voltage[i]);
787 }
788 }
789
790 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
791 pdata->buck4_gpiodvs) {
792
793 if (!gpio_is_valid(pdata->buck_gpios[0]) ||
794 !gpio_is_valid(pdata->buck_gpios[1]) ||
795 !gpio_is_valid(pdata->buck_gpios[2])) {
796 dev_err(&pdev->dev, "GPIO NOT VALID\n");
797 return -EINVAL;
798 }
799
800 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[0],
801 "S5M8767 SET1");
802 if (ret)
803 return ret;
804
805 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[1],
806 "S5M8767 SET2");
807 if (ret)
808 return ret;
809
810 ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[2],
811 "S5M8767 SET3");
812 if (ret)
813 return ret;
814
815 /* SET1 GPIO */
816 gpio_direction_output(pdata->buck_gpios[0],
817 (s5m8767->buck_gpioindex >> 2) & 0x1);
818 /* SET2 GPIO */
819 gpio_direction_output(pdata->buck_gpios[1],
820 (s5m8767->buck_gpioindex >> 1) & 0x1);
821 /* SET3 GPIO */
822 gpio_direction_output(pdata->buck_gpios[2],
823 (s5m8767->buck_gpioindex >> 0) & 0x1);
824 }
825
826 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[0], "S5M8767 DS2");
827 if (ret)
828 return ret;
829
830 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[1], "S5M8767 DS3");
831 if (ret)
832 return ret;
833
834 ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[2], "S5M8767 DS4");
835 if (ret)
836 return ret;
837
838 /* DS2 GPIO */
839 gpio_direction_output(pdata->buck_ds[0], 0x0);
840 /* DS3 GPIO */
841 gpio_direction_output(pdata->buck_ds[1], 0x0);
842 /* DS4 GPIO */
843 gpio_direction_output(pdata->buck_ds[2], 0x0);
844
845 if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
846 pdata->buck4_gpiodvs) {
847 regmap_update_bits(s5m8767->iodev->regmap_pmic,
848 S5M8767_REG_BUCK2CTRL, 1 << 1,
849 (pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1));
850 regmap_update_bits(s5m8767->iodev->regmap_pmic,
851 S5M8767_REG_BUCK3CTRL, 1 << 1,
852 (pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1));
853 regmap_update_bits(s5m8767->iodev->regmap_pmic,
854 S5M8767_REG_BUCK4CTRL, 1 << 1,
855 (pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1));
856 }
857
858 /* Initialize GPIO DVS registers */
859 for (i = 0; i < 8; i++) {
860 if (s5m8767->buck2_gpiodvs) {
861 regmap_write(s5m8767->iodev->regmap_pmic,
862 S5M8767_REG_BUCK2DVS1 + i,
863 s5m8767->buck2_vol[i]);
864 }
865
866 if (s5m8767->buck3_gpiodvs) {
867 regmap_write(s5m8767->iodev->regmap_pmic,
868 S5M8767_REG_BUCK3DVS1 + i,
869 s5m8767->buck3_vol[i]);
870 }
871
872 if (s5m8767->buck4_gpiodvs) {
873 regmap_write(s5m8767->iodev->regmap_pmic,
874 S5M8767_REG_BUCK4DVS1 + i,
875 s5m8767->buck4_vol[i]);
876 }
877 }
878
879 if (s5m8767->buck2_ramp)
880 regmap_update_bits(s5m8767->iodev->regmap_pmic,
881 S5M8767_REG_DVSRAMP, 0x08, 0x08);
882
883 if (s5m8767->buck3_ramp)
884 regmap_update_bits(s5m8767->iodev->regmap_pmic,
885 S5M8767_REG_DVSRAMP, 0x04, 0x04);
886
887 if (s5m8767->buck4_ramp)
888 regmap_update_bits(s5m8767->iodev->regmap_pmic,
889 S5M8767_REG_DVSRAMP, 0x02, 0x02);
890
891 if (s5m8767->buck2_ramp || s5m8767->buck3_ramp
892 || s5m8767->buck4_ramp) {
893 unsigned int val;
894 switch (s5m8767->ramp_delay) {
895 case 5:
896 val = S5M8767_DVS_BUCK_RAMP_5;
897 break;
898 case 10:
899 val = S5M8767_DVS_BUCK_RAMP_10;
900 break;
901 case 25:
902 val = S5M8767_DVS_BUCK_RAMP_25;
903 break;
904 case 50:
905 val = S5M8767_DVS_BUCK_RAMP_50;
906 break;
907 case 100:
908 val = S5M8767_DVS_BUCK_RAMP_100;
909 break;
910 default:
911 val = S5M8767_DVS_BUCK_RAMP_10;
912 }
913 regmap_update_bits(s5m8767->iodev->regmap_pmic,
914 S5M8767_REG_DVSRAMP,
915 S5M8767_DVS_BUCK_RAMP_MASK,
916 val << S5M8767_DVS_BUCK_RAMP_SHIFT);
917 }
918
919 for (i = 0; i < pdata->num_regulators; i++) {
920 const struct sec_voltage_desc *desc;
921 int id = pdata->regulators[i].id;
922 int enable_reg, enable_val;
923 struct regulator_dev *rdev;
924
925 desc = reg_voltage_map[id];
926 if (desc) {
927 regulators[id].n_voltages =
928 (desc->max - desc->min) / desc->step + 1;
929 regulators[id].min_uV = desc->min;
930 regulators[id].uV_step = desc->step;
931 regulators[id].vsel_reg =
932 s5m8767_get_vsel_reg(id, s5m8767);
933 if (id < S5M8767_BUCK1)
934 regulators[id].vsel_mask = 0x3f;
935 else
936 regulators[id].vsel_mask = 0xff;
937
938 ret = s5m8767_get_register(s5m8767, id, &enable_reg,
939 &enable_val);
940 if (ret) {
941 dev_err(s5m8767->dev, "error reading registers\n");
942 return ret;
943 }
944 regulators[id].enable_reg = enable_reg;
945 regulators[id].enable_mask = S5M8767_ENCTRL_MASK;
946 regulators[id].enable_val = enable_val;
947 }
948
949 config.dev = s5m8767->dev;
950 config.init_data = pdata->regulators[i].initdata;
951 config.driver_data = s5m8767;
952 config.regmap = iodev->regmap_pmic;
953 config.of_node = pdata->regulators[i].reg_node;
954 config.ena_gpiod = NULL;
955 if (pdata->regulators[i].ext_control_gpiod) {
956 /* Assigns config.ena_gpiod */
957 s5m8767_regulator_config_ext_control(s5m8767,
958 &pdata->regulators[i], &config);
959
960 /*
961 * Hand the GPIO descriptor management over to the
962 * regulator core, remove it from devres management.
963 */
964 devm_gpiod_unhinge(s5m8767->dev, config.ena_gpiod);
965 }
966 rdev = devm_regulator_register(&pdev->dev, &regulators[id],
967 &config);
968 if (IS_ERR(rdev)) {
969 ret = PTR_ERR(rdev);
970 dev_err(s5m8767->dev, "regulator init failed for %d\n",
971 id);
972 return ret;
973 }
974
975 if (pdata->regulators[i].ext_control_gpiod) {
976 ret = s5m8767_enable_ext_control(s5m8767, rdev);
977 if (ret < 0) {
978 dev_err(s5m8767->dev,
979 "failed to enable gpio control over %s: %d\n",
980 rdev->desc->name, ret);
981 return ret;
982 }
983 }
984 }
985
986 return 0;
987}
988
989static const struct platform_device_id s5m8767_pmic_id[] = {
990 { "s5m8767-pmic", 0},
991 { },
992};
993MODULE_DEVICE_TABLE(platform, s5m8767_pmic_id);
994
995static struct platform_driver s5m8767_pmic_driver = {
996 .driver = {
997 .name = "s5m8767-pmic",
998 },
999 .probe = s5m8767_pmic_probe,
1000 .id_table = s5m8767_pmic_id,
1001};
1002
1003static int __init s5m8767_pmic_init(void)
1004{
1005 return platform_driver_register(&s5m8767_pmic_driver);
1006}
1007subsys_initcall(s5m8767_pmic_init);
1008
1009static void __exit s5m8767_pmic_exit(void)
1010{
1011 platform_driver_unregister(&s5m8767_pmic_driver);
1012}
1013module_exit(s5m8767_pmic_exit);
1014
1015/* Module information */
1016MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
1017MODULE_DESCRIPTION("SAMSUNG S5M8767 Regulator Driver");
1018MODULE_LICENSE("GPL");
1019