| 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
|---|
| 2 | /* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved. */ |
|---|
| 3 | |
|---|
| 4 | /* |
|---|
| 5 | * This header provides constants for binding nvidia,tegra194-gpio*. |
|---|
| 6 | * |
|---|
| 7 | * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below |
|---|
| 8 | * provide names for this. |
|---|
| 9 | * |
|---|
| 10 | * The second cell contains standard flag values specified in gpio.h. |
|---|
| 11 | */ |
|---|
| 12 | |
|---|
| 13 | #ifndef _DT_BINDINGS_GPIO_TEGRA194_GPIO_H |
|---|
| 14 | #define _DT_BINDINGS_GPIO_TEGRA194_GPIO_H |
|---|
| 15 | |
|---|
| 16 | #include <dt-bindings/gpio/gpio.h> |
|---|
| 17 | |
|---|
| 18 | /* GPIOs implemented by main GPIO controller */ |
|---|
| 19 | #define TEGRA194_MAIN_GPIO_PORT_A 0 |
|---|
| 20 | #define TEGRA194_MAIN_GPIO_PORT_B 1 |
|---|
| 21 | #define TEGRA194_MAIN_GPIO_PORT_C 2 |
|---|
| 22 | #define TEGRA194_MAIN_GPIO_PORT_D 3 |
|---|
| 23 | #define TEGRA194_MAIN_GPIO_PORT_E 4 |
|---|
| 24 | #define TEGRA194_MAIN_GPIO_PORT_F 5 |
|---|
| 25 | #define TEGRA194_MAIN_GPIO_PORT_G 6 |
|---|
| 26 | #define TEGRA194_MAIN_GPIO_PORT_H 7 |
|---|
| 27 | #define TEGRA194_MAIN_GPIO_PORT_I 8 |
|---|
| 28 | #define TEGRA194_MAIN_GPIO_PORT_J 9 |
|---|
| 29 | #define TEGRA194_MAIN_GPIO_PORT_K 10 |
|---|
| 30 | #define TEGRA194_MAIN_GPIO_PORT_L 11 |
|---|
| 31 | #define TEGRA194_MAIN_GPIO_PORT_M 12 |
|---|
| 32 | #define TEGRA194_MAIN_GPIO_PORT_N 13 |
|---|
| 33 | #define TEGRA194_MAIN_GPIO_PORT_O 14 |
|---|
| 34 | #define TEGRA194_MAIN_GPIO_PORT_P 15 |
|---|
| 35 | #define TEGRA194_MAIN_GPIO_PORT_Q 16 |
|---|
| 36 | #define TEGRA194_MAIN_GPIO_PORT_R 17 |
|---|
| 37 | #define TEGRA194_MAIN_GPIO_PORT_S 18 |
|---|
| 38 | #define TEGRA194_MAIN_GPIO_PORT_T 19 |
|---|
| 39 | #define TEGRA194_MAIN_GPIO_PORT_U 20 |
|---|
| 40 | #define TEGRA194_MAIN_GPIO_PORT_V 21 |
|---|
| 41 | #define TEGRA194_MAIN_GPIO_PORT_W 22 |
|---|
| 42 | #define TEGRA194_MAIN_GPIO_PORT_X 23 |
|---|
| 43 | #define TEGRA194_MAIN_GPIO_PORT_Y 24 |
|---|
| 44 | #define TEGRA194_MAIN_GPIO_PORT_Z 25 |
|---|
| 45 | #define TEGRA194_MAIN_GPIO_PORT_FF 26 |
|---|
| 46 | #define TEGRA194_MAIN_GPIO_PORT_GG 27 |
|---|
| 47 | |
|---|
| 48 | #define TEGRA194_MAIN_GPIO(port, offset) \ |
|---|
| 49 | ((TEGRA194_MAIN_GPIO_PORT_##port * 8) + offset) |
|---|
| 50 | |
|---|
| 51 | /* GPIOs implemented by AON GPIO controller */ |
|---|
| 52 | #define TEGRA194_AON_GPIO_PORT_AA 0 |
|---|
| 53 | #define TEGRA194_AON_GPIO_PORT_BB 1 |
|---|
| 54 | #define TEGRA194_AON_GPIO_PORT_CC 2 |
|---|
| 55 | #define TEGRA194_AON_GPIO_PORT_DD 3 |
|---|
| 56 | #define TEGRA194_AON_GPIO_PORT_EE 4 |
|---|
| 57 | |
|---|
| 58 | #define TEGRA194_AON_GPIO(port, offset) \ |
|---|
| 59 | ((TEGRA194_AON_GPIO_PORT_##port * 8) + offset) |
|---|
| 60 | |
|---|
| 61 | #endif |
|---|
| 62 | |
|---|
