1//===- MipsOptimizePICCall.cpp - Optimize PIC Calls -----------------------===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This pass eliminates unnecessary instructions that set up $gp and replace
10// instructions that load target function addresses with copy instructions.
11//
12//===----------------------------------------------------------------------===//
13
14#include "MCTargetDesc/MipsBaseInfo.h"
15#include "Mips.h"
16#include "MipsRegisterInfo.h"
17#include "MipsSubtarget.h"
18#include "llvm/ADT/PointerUnion.h"
19#include "llvm/ADT/ScopedHashTable.h"
20#include "llvm/ADT/SmallVector.h"
21#include "llvm/CodeGen/MachineBasicBlock.h"
22#include "llvm/CodeGen/MachineDominators.h"
23#include "llvm/CodeGen/MachineFunction.h"
24#include "llvm/CodeGen/MachineFunctionPass.h"
25#include "llvm/CodeGen/MachineInstr.h"
26#include "llvm/CodeGen/MachineInstrBuilder.h"
27#include "llvm/CodeGen/MachineOperand.h"
28#include "llvm/CodeGen/MachineRegisterInfo.h"
29#include "llvm/CodeGen/TargetInstrInfo.h"
30#include "llvm/CodeGen/TargetOpcodes.h"
31#include "llvm/CodeGen/TargetRegisterInfo.h"
32#include "llvm/CodeGen/TargetSubtargetInfo.h"
33#include "llvm/CodeGenTypes/MachineValueType.h"
34#include "llvm/Support/Allocator.h"
35#include "llvm/Support/CommandLine.h"
36#include "llvm/Support/ErrorHandling.h"
37#include "llvm/Support/RecyclingAllocator.h"
38#include <cassert>
39#include <utility>
40
41using namespace llvm;
42
43#define DEBUG_TYPE "optimize-mips-pic-call"
44
45static cl::opt<bool> LoadTargetFromGOT("mips-load-target-from-got",
46 cl::init(Val: true),
47 cl::desc("Load target address from GOT"),
48 cl::Hidden);
49
50static cl::opt<bool> EraseGPOpnd("mips-erase-gp-opnd",
51 cl::init(Val: true), cl::desc("Erase GP Operand"),
52 cl::Hidden);
53
54namespace {
55
56using ValueType = PointerUnion<const Value *, const PseudoSourceValue *>;
57using CntRegP = std::pair<unsigned, unsigned>;
58using AllocatorTy = RecyclingAllocator<BumpPtrAllocator,
59 ScopedHashTableVal<ValueType, CntRegP>>;
60using ScopedHTType = ScopedHashTable<ValueType, CntRegP,
61 DenseMapInfo<ValueType>, AllocatorTy>;
62
63class MBBInfo {
64public:
65 MBBInfo(MachineDomTreeNode *N);
66
67 const MachineDomTreeNode *getNode() const;
68 bool isVisited() const;
69 void preVisit(ScopedHTType &ScopedHT);
70 void postVisit();
71
72private:
73 MachineDomTreeNode *Node;
74 ScopedHTType::ScopeTy *HTScope;
75};
76
77class OptimizePICCall : public MachineFunctionPass {
78public:
79 OptimizePICCall() : MachineFunctionPass(ID) {}
80
81 StringRef getPassName() const override { return "Mips OptimizePICCall"; }
82
83 bool runOnMachineFunction(MachineFunction &F) override;
84
85 void getAnalysisUsage(AnalysisUsage &AU) const override {
86 AU.addRequired<MachineDominatorTree>();
87 MachineFunctionPass::getAnalysisUsage(AU);
88 }
89
90private:
91 /// Visit MBB.
92 bool visitNode(MBBInfo &MBBI);
93
94 /// Test if MI jumps to a function via a register.
95 ///
96 /// Also, return the virtual register containing the target function's address
97 /// and the underlying object in Reg and Val respectively, if the function's
98 /// address can be resolved lazily.
99 bool isCallViaRegister(MachineInstr &MI, unsigned &Reg,
100 ValueType &Val) const;
101
102 /// Return the number of instructions that dominate the current
103 /// instruction and load the function address from object Entry.
104 unsigned getCount(ValueType Entry);
105
106 /// Return the destination virtual register of the last instruction
107 /// that loads from object Entry.
108 unsigned getReg(ValueType Entry);
109
110 /// Update ScopedHT.
111 void incCntAndSetReg(ValueType Entry, unsigned Reg);
112
113 ScopedHTType ScopedHT;
114
115 static char ID;
116};
117
118} // end of anonymous namespace
119
120char OptimizePICCall::ID = 0;
121
122/// Return the first MachineOperand of MI if it is a used virtual register.
123static MachineOperand *getCallTargetRegOpnd(MachineInstr &MI) {
124 if (MI.getNumOperands() == 0)
125 return nullptr;
126
127 MachineOperand &MO = MI.getOperand(i: 0);
128
129 if (!MO.isReg() || !MO.isUse() || !MO.getReg().isVirtual())
130 return nullptr;
131
132 return &MO;
133}
134
135/// Return type of register Reg.
136static MVT::SimpleValueType getRegTy(unsigned Reg, MachineFunction &MF) {
137 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo();
138 const TargetRegisterClass *RC = MF.getRegInfo().getRegClass(Reg);
139 assert(TRI.legalclasstypes_end(*RC) - TRI.legalclasstypes_begin(*RC) == 1);
140 return *TRI.legalclasstypes_begin(RC: *RC);
141}
142
143/// Do the following transformation:
144///
145/// jalr $vreg
146/// =>
147/// copy $t9, $vreg
148/// jalr $t9
149static void setCallTargetReg(MachineBasicBlock *MBB,
150 MachineBasicBlock::iterator I) {
151 MachineFunction &MF = *MBB->getParent();
152 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
153 Register SrcReg = I->getOperand(i: 0).getReg();
154 unsigned DstReg = getRegTy(Reg: SrcReg, MF) == MVT::i32 ? Mips::T9 : Mips::T9_64;
155 BuildMI(BB&: *MBB, I, MIMD: I->getDebugLoc(), MCID: TII.get(Opcode: TargetOpcode::COPY), DestReg: DstReg)
156 .addReg(RegNo: SrcReg);
157 I->getOperand(i: 0).setReg(DstReg);
158}
159
160/// Search MI's operands for register GP and erase it.
161static void eraseGPOpnd(MachineInstr &MI) {
162 if (!EraseGPOpnd)
163 return;
164
165 MachineFunction &MF = *MI.getParent()->getParent();
166 MVT::SimpleValueType Ty = getRegTy(Reg: MI.getOperand(i: 0).getReg(), MF);
167 unsigned Reg = Ty == MVT::i32 ? Mips::GP : Mips::GP_64;
168
169 for (unsigned I = 0; I < MI.getNumOperands(); ++I) {
170 MachineOperand &MO = MI.getOperand(i: I);
171 if (MO.isReg() && MO.getReg() == Reg) {
172 MI.removeOperand(OpNo: I);
173 return;
174 }
175 }
176
177 llvm_unreachable(nullptr);
178}
179
180MBBInfo::MBBInfo(MachineDomTreeNode *N) : Node(N), HTScope(nullptr) {}
181
182const MachineDomTreeNode *MBBInfo::getNode() const { return Node; }
183
184bool MBBInfo::isVisited() const { return HTScope; }
185
186void MBBInfo::preVisit(ScopedHTType &ScopedHT) {
187 HTScope = new ScopedHTType::ScopeTy(ScopedHT);
188}
189
190void MBBInfo::postVisit() {
191 delete HTScope;
192}
193
194// OptimizePICCall methods.
195bool OptimizePICCall::runOnMachineFunction(MachineFunction &F) {
196 if (F.getSubtarget<MipsSubtarget>().inMips16Mode())
197 return false;
198
199 // Do a pre-order traversal of the dominator tree.
200 MachineDominatorTree *MDT = &getAnalysis<MachineDominatorTree>();
201 bool Changed = false;
202
203 SmallVector<MBBInfo, 8> WorkList(1, MBBInfo(MDT->getRootNode()));
204
205 while (!WorkList.empty()) {
206 MBBInfo &MBBI = WorkList.back();
207
208 // If this MBB has already been visited, destroy the scope for the MBB and
209 // pop it from the work list.
210 if (MBBI.isVisited()) {
211 MBBI.postVisit();
212 WorkList.pop_back();
213 continue;
214 }
215
216 // Visit the MBB and add its children to the work list.
217 MBBI.preVisit(ScopedHT);
218 Changed |= visitNode(MBBI);
219 const MachineDomTreeNode *Node = MBBI.getNode();
220 WorkList.append(in_start: Node->begin(), in_end: Node->end());
221 }
222
223 return Changed;
224}
225
226bool OptimizePICCall::visitNode(MBBInfo &MBBI) {
227 bool Changed = false;
228 MachineBasicBlock *MBB = MBBI.getNode()->getBlock();
229
230 for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end(); I != E;
231 ++I) {
232 unsigned Reg;
233 ValueType Entry;
234
235 // Skip instructions that are not call instructions via registers.
236 if (!isCallViaRegister(MI&: *I, Reg, Val&: Entry))
237 continue;
238
239 Changed = true;
240 unsigned N = getCount(Entry);
241
242 if (N != 0) {
243 // If a function has been called more than twice, we do not have to emit a
244 // load instruction to get the function address from the GOT, but can
245 // instead reuse the address that has been loaded before.
246 if (N >= 2 && !LoadTargetFromGOT)
247 getCallTargetRegOpnd(MI&: *I)->setReg(getReg(Entry));
248
249 // Erase the $gp operand if this isn't the first time a function has
250 // been called. $gp needs to be set up only if the function call can go
251 // through a lazy binding stub.
252 eraseGPOpnd(MI&: *I);
253 }
254
255 if (Entry)
256 incCntAndSetReg(Entry, Reg);
257
258 setCallTargetReg(MBB, I);
259 }
260
261 return Changed;
262}
263
264bool OptimizePICCall::isCallViaRegister(MachineInstr &MI, unsigned &Reg,
265 ValueType &Val) const {
266 if (!MI.isCall())
267 return false;
268
269 MachineOperand *MO = getCallTargetRegOpnd(MI);
270
271 // Return if MI is not a function call via a register.
272 if (!MO)
273 return false;
274
275 // Get the instruction that loads the function address from the GOT.
276 Reg = MO->getReg();
277 Val = nullptr;
278 MachineRegisterInfo &MRI = MI.getParent()->getParent()->getRegInfo();
279 MachineInstr *DefMI = MRI.getVRegDef(Reg);
280
281 assert(DefMI);
282
283 // See if DefMI is an instruction that loads from a GOT entry that holds the
284 // address of a lazy binding stub.
285 if (!DefMI->mayLoad() || DefMI->getNumOperands() < 3)
286 return true;
287
288 unsigned Flags = DefMI->getOperand(i: 2).getTargetFlags();
289
290 if (Flags != MipsII::MO_GOT_CALL && Flags != MipsII::MO_CALL_LO16)
291 return true;
292
293 // Return the underlying object for the GOT entry in Val.
294 assert(DefMI->hasOneMemOperand());
295 Val = (*DefMI->memoperands_begin())->getValue();
296 if (!Val)
297 Val = (*DefMI->memoperands_begin())->getPseudoValue();
298 return true;
299}
300
301unsigned OptimizePICCall::getCount(ValueType Entry) {
302 return ScopedHT.lookup(Key: Entry).first;
303}
304
305unsigned OptimizePICCall::getReg(ValueType Entry) {
306 unsigned Reg = ScopedHT.lookup(Key: Entry).second;
307 assert(Reg);
308 return Reg;
309}
310
311void OptimizePICCall::incCntAndSetReg(ValueType Entry, unsigned Reg) {
312 CntRegP P = ScopedHT.lookup(Key: Entry);
313 ScopedHT.insert(Key: Entry, Val: std::make_pair(x: P.first + 1, y&: Reg));
314}
315
316/// Return an OptimizeCall object.
317FunctionPass *llvm::createMipsOptimizePICCallPass() {
318 return new OptimizePICCall();
319}
320

source code of llvm/lib/Target/Mips/MipsOptimizePICCall.cpp