1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
2 | /* |
3 | * This file contains common function prototypes to avoid externs |
4 | * in the c files. |
5 | * |
6 | * Copyright (C) 2011 Xilinx |
7 | */ |
8 | |
9 | #ifndef __MACH_ZYNQ_COMMON_H__ |
10 | #define __MACH_ZYNQ_COMMON_H__ |
11 | |
12 | extern int zynq_slcr_init(void); |
13 | extern int zynq_early_slcr_init(void); |
14 | extern void zynq_slcr_cpu_stop(int cpu); |
15 | extern void zynq_slcr_cpu_start(int cpu); |
16 | extern bool zynq_slcr_cpu_state_read(int cpu); |
17 | extern void zynq_slcr_cpu_state_write(int cpu, bool die); |
18 | extern u32 zynq_slcr_get_device_id(void); |
19 | |
20 | #ifdef CONFIG_SMP |
21 | extern char zynq_secondary_trampoline; |
22 | extern char zynq_secondary_trampoline_jump; |
23 | extern char zynq_secondary_trampoline_end; |
24 | extern int zynq_cpun_start(u32 address, int cpu); |
25 | extern const struct smp_operations zynq_smp_ops; |
26 | #endif |
27 | |
28 | extern void __iomem *zynq_scu_base; |
29 | |
30 | void zynq_pm_late_init(void); |
31 | |
32 | static inline void zynq_core_pm_init(void) |
33 | { |
34 | /* A9 clock gating */ |
35 | asm volatile ("mrc p15, 0, r12, c15, c0, 0\n" |
36 | "orr r12, r12, #1\n" |
37 | "mcr p15, 0, r12, c15, c0, 0\n" |
38 | : /* no outputs */ |
39 | : /* no inputs */ |
40 | : "r12" ); |
41 | } |
42 | |
43 | #endif |
44 | |