1/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
2#ifndef _UAPI_ASM_X86_DEBUGREG_H
3#define _UAPI_ASM_X86_DEBUGREG_H
4
5
6/* Indicate the register numbers for a number of the specific
7 debug registers. Registers 0-3 contain the addresses we wish to trap on */
8#define DR_FIRSTADDR 0 /* u_debugreg[DR_FIRSTADDR] */
9#define DR_LASTADDR 3 /* u_debugreg[DR_LASTADDR] */
10
11#define DR_STATUS 6 /* u_debugreg[DR_STATUS] */
12#define DR_CONTROL 7 /* u_debugreg[DR_CONTROL] */
13
14/* Define a few things for the status register. We can use this to determine
15 which debugging register was responsible for the trap. The other bits
16 are either reserved or not of interest to us. */
17
18/* Define reserved bits in DR6 which are always set to 1 */
19#define DR6_RESERVED (0xFFFF0FF0)
20
21#define DR_TRAP0 (0x1) /* db0 */
22#define DR_TRAP1 (0x2) /* db1 */
23#define DR_TRAP2 (0x4) /* db2 */
24#define DR_TRAP3 (0x8) /* db3 */
25#define DR_TRAP_BITS (DR_TRAP0|DR_TRAP1|DR_TRAP2|DR_TRAP3)
26
27#define DR_STEP (0x4000) /* single-step */
28#define DR_SWITCH (0x8000) /* task switch */
29
30/* Now define a bunch of things for manipulating the control register.
31 The top two bytes of the control register consist of 4 fields of 4
32 bits - each field corresponds to one of the four debug registers,
33 and indicates what types of access we trap on, and how large the data
34 field is that we are looking at */
35
36#define DR_CONTROL_SHIFT 16 /* Skip this many bits in ctl register */
37#define DR_CONTROL_SIZE 4 /* 4 control bits per register */
38
39#define DR_RW_EXECUTE (0x0) /* Settings for the access types to trap on */
40#define DR_RW_WRITE (0x1)
41#define DR_RW_READ (0x3)
42
43#define DR_LEN_1 (0x0) /* Settings for data length to trap on */
44#define DR_LEN_2 (0x4)
45#define DR_LEN_4 (0xC)
46#define DR_LEN_8 (0x8)
47
48/* The low byte to the control register determine which registers are
49 enabled. There are 4 fields of two bits. One bit is "local", meaning
50 that the processor will reset the bit after a task switch and the other
51 is global meaning that we have to explicitly reset the bit. With linux,
52 you can use either one, since we explicitly zero the register when we enter
53 kernel mode. */
54
55#define DR_LOCAL_ENABLE_SHIFT 0 /* Extra shift to the local enable bit */
56#define DR_GLOBAL_ENABLE_SHIFT 1 /* Extra shift to the global enable bit */
57#define DR_LOCAL_ENABLE (0x1) /* Local enable for reg 0 */
58#define DR_GLOBAL_ENABLE (0x2) /* Global enable for reg 0 */
59#define DR_ENABLE_SIZE 2 /* 2 enable bits per register */
60
61#define DR_LOCAL_ENABLE_MASK (0x55) /* Set local bits for all 4 regs */
62#define DR_GLOBAL_ENABLE_MASK (0xAA) /* Set global bits for all 4 regs */
63
64/* The second byte to the control register has a few special things.
65 We can slow the instruction pipeline for instructions coming via the
66 gdt or the ldt if we want to. I am not sure why this is an advantage */
67
68#ifdef __i386__
69#define DR_CONTROL_RESERVED (0xFC00) /* Reserved by Intel */
70#else
71#define DR_CONTROL_RESERVED (0xFFFFFFFF0000FC00UL) /* Reserved */
72#endif
73
74#define DR_LOCAL_SLOWDOWN (0x100) /* Local slow the pipeline */
75#define DR_GLOBAL_SLOWDOWN (0x200) /* Global slow the pipeline */
76
77/*
78 * HW breakpoint additions
79 */
80
81#endif /* _UAPI_ASM_X86_DEBUGREG_H */
82