1/*
2 * Copyright (C) 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included
12 * in all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
18 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
20 */
21#ifndef _athub_2_1_0_OFFSET_HEADER
22#define _athub_2_1_0_OFFSET_HEADER
23
24
25
26// addressBlock: athub_atsdec
27// base address: 0x3000
28#define mmATHUB_ATS_MODE_CNTL 0x0000
29#define mmATHUB_ATS_MODE_CNTL_BASE_IDX 0
30#define mmATHUB_SHARED_VIRT_RESET_REQ 0x0001
31#define mmATHUB_SHARED_VIRT_RESET_REQ_BASE_IDX 0
32#define mmATHUB_SHARED_ACTIVE_FCN_ID 0x0002
33#define mmATHUB_SHARED_ACTIVE_FCN_ID_BASE_IDX 0
34#define mmATC_ATS_CNTL 0x0003
35#define mmATC_ATS_CNTL_BASE_IDX 0
36#define mmATC_ATS_FAULT_CNTL 0x0006
37#define mmATC_ATS_FAULT_CNTL_BASE_IDX 0
38#define mmATC_ATS_DEFAULT_PAGE_LOW 0x0007
39#define mmATC_ATS_DEFAULT_PAGE_LOW_BASE_IDX 0
40#define mmATC_TRANS_FAULT_RSPCNTRL 0x0008
41#define mmATC_TRANS_FAULT_RSPCNTRL_BASE_IDX 0
42#define mmATHUB_MISC_CNTL 0x0009
43#define mmATHUB_MISC_CNTL_BASE_IDX 0
44#define mmATHUB_MEM_POWER_LS 0x000a
45#define mmATHUB_MEM_POWER_LS_BASE_IDX 0
46#define mmATC_ATS_SDPPORT_CNTL 0x000b
47#define mmATC_ATS_SDPPORT_CNTL_BASE_IDX 0
48#define mmATC_ATS_CNTL2 0x000d
49#define mmATC_ATS_CNTL2_BASE_IDX 0
50#define mmATC_ATS_TR_QOS_CNTL 0x000e
51#define mmATC_ATS_TR_QOS_CNTL_BASE_IDX 0
52#define mmATC_ATS_MISC_CNTL 0x000f
53#define mmATC_ATS_MISC_CNTL_BASE_IDX 0
54#define mmATC_PERFCOUNTER0_CFG 0x0010
55#define mmATC_PERFCOUNTER0_CFG_BASE_IDX 0
56#define mmATC_PERFCOUNTER1_CFG 0x0011
57#define mmATC_PERFCOUNTER1_CFG_BASE_IDX 0
58#define mmATC_PERFCOUNTER2_CFG 0x0012
59#define mmATC_PERFCOUNTER2_CFG_BASE_IDX 0
60#define mmATC_PERFCOUNTER3_CFG 0x0013
61#define mmATC_PERFCOUNTER3_CFG_BASE_IDX 0
62#define mmATC_PERFCOUNTER_RSLT_CNTL 0x0014
63#define mmATC_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
64#define mmATC_PERFCOUNTER_LO 0x0015
65#define mmATC_PERFCOUNTER_LO_BASE_IDX 0
66#define mmATC_PERFCOUNTER_HI 0x0016
67#define mmATC_PERFCOUNTER_HI_BASE_IDX 0
68#define mmATS_IH_CREDIT 0x0017
69#define mmATS_IH_CREDIT_BASE_IDX 0
70#define mmATHUB_IH_CREDIT 0x0018
71#define mmATHUB_IH_CREDIT_BASE_IDX 0
72#define mmATC_ATS_GFX_ATCL2_STATUS 0x0019
73#define mmATC_ATS_GFX_ATCL2_STATUS_BASE_IDX 0
74#define mmATC_ATS_MMHUB_ATCL2_STATUS 0x001a
75#define mmATC_ATS_MMHUB_ATCL2_STATUS_BASE_IDX 0
76#define mmATC_ATS_FAULT_STATUS_INFO 0x001b
77#define mmATC_ATS_FAULT_STATUS_INFO_BASE_IDX 0
78#define mmATC_ATS_FAULT_STATUS_ADDR 0x001c
79#define mmATC_ATS_FAULT_STATUS_ADDR_BASE_IDX 0
80#define mmATC_ATS_FAULT_STATUS_INFO2 0x001d
81#define mmATC_ATS_FAULT_STATUS_INFO2_BASE_IDX 0
82#define mmATHUB_PCIE_ATS_CNTL 0x001e
83#define mmATHUB_PCIE_ATS_CNTL_BASE_IDX 0
84#define mmATHUB_PCIE_PASID_CNTL 0x001f
85#define mmATHUB_PCIE_PASID_CNTL_BASE_IDX 0
86#define mmATHUB_PCIE_PAGE_REQ_CNTL 0x0020
87#define mmATHUB_PCIE_PAGE_REQ_CNTL_BASE_IDX 0
88#define mmATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC 0x0021
89#define mmATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC_BASE_IDX 0
90#define mmATHUB_COMMAND 0x0022
91#define mmATHUB_COMMAND_BASE_IDX 0
92#define mmATHUB_PCIE_ATS_CNTL_VF_0 0x0023
93#define mmATHUB_PCIE_ATS_CNTL_VF_0_BASE_IDX 0
94#define mmATHUB_PCIE_ATS_CNTL_VF_1 0x0024
95#define mmATHUB_PCIE_ATS_CNTL_VF_1_BASE_IDX 0
96#define mmATHUB_PCIE_ATS_CNTL_VF_2 0x0025
97#define mmATHUB_PCIE_ATS_CNTL_VF_2_BASE_IDX 0
98#define mmATHUB_PCIE_ATS_CNTL_VF_3 0x0026
99#define mmATHUB_PCIE_ATS_CNTL_VF_3_BASE_IDX 0
100#define mmATHUB_PCIE_ATS_CNTL_VF_4 0x0027
101#define mmATHUB_PCIE_ATS_CNTL_VF_4_BASE_IDX 0
102#define mmATHUB_PCIE_ATS_CNTL_VF_5 0x0028
103#define mmATHUB_PCIE_ATS_CNTL_VF_5_BASE_IDX 0
104#define mmATHUB_PCIE_ATS_CNTL_VF_6 0x0029
105#define mmATHUB_PCIE_ATS_CNTL_VF_6_BASE_IDX 0
106#define mmATHUB_PCIE_ATS_CNTL_VF_7 0x002a
107#define mmATHUB_PCIE_ATS_CNTL_VF_7_BASE_IDX 0
108#define mmATHUB_PCIE_ATS_CNTL_VF_8 0x002b
109#define mmATHUB_PCIE_ATS_CNTL_VF_8_BASE_IDX 0
110#define mmATHUB_PCIE_ATS_CNTL_VF_9 0x002c
111#define mmATHUB_PCIE_ATS_CNTL_VF_9_BASE_IDX 0
112#define mmATHUB_PCIE_ATS_CNTL_VF_10 0x002d
113#define mmATHUB_PCIE_ATS_CNTL_VF_10_BASE_IDX 0
114#define mmATHUB_PCIE_ATS_CNTL_VF_11 0x002e
115#define mmATHUB_PCIE_ATS_CNTL_VF_11_BASE_IDX 0
116#define mmATHUB_PCIE_ATS_CNTL_VF_12 0x002f
117#define mmATHUB_PCIE_ATS_CNTL_VF_12_BASE_IDX 0
118#define mmATHUB_PCIE_ATS_CNTL_VF_13 0x0030
119#define mmATHUB_PCIE_ATS_CNTL_VF_13_BASE_IDX 0
120#define mmATHUB_PCIE_ATS_CNTL_VF_14 0x0031
121#define mmATHUB_PCIE_ATS_CNTL_VF_14_BASE_IDX 0
122#define mmATHUB_PCIE_ATS_CNTL_VF_15 0x0032
123#define mmATHUB_PCIE_ATS_CNTL_VF_15_BASE_IDX 0
124#define mmATHUB_PCIE_ATS_CNTL_VF_16 0x0033
125#define mmATHUB_PCIE_ATS_CNTL_VF_16_BASE_IDX 0
126#define mmATHUB_PCIE_ATS_CNTL_VF_17 0x0034
127#define mmATHUB_PCIE_ATS_CNTL_VF_17_BASE_IDX 0
128#define mmATHUB_PCIE_ATS_CNTL_VF_18 0x0035
129#define mmATHUB_PCIE_ATS_CNTL_VF_18_BASE_IDX 0
130#define mmATHUB_PCIE_ATS_CNTL_VF_19 0x0036
131#define mmATHUB_PCIE_ATS_CNTL_VF_19_BASE_IDX 0
132#define mmATHUB_PCIE_ATS_CNTL_VF_20 0x0037
133#define mmATHUB_PCIE_ATS_CNTL_VF_20_BASE_IDX 0
134#define mmATHUB_PCIE_ATS_CNTL_VF_21 0x0038
135#define mmATHUB_PCIE_ATS_CNTL_VF_21_BASE_IDX 0
136#define mmATHUB_PCIE_ATS_CNTL_VF_22 0x0039
137#define mmATHUB_PCIE_ATS_CNTL_VF_22_BASE_IDX 0
138#define mmATHUB_PCIE_ATS_CNTL_VF_23 0x003a
139#define mmATHUB_PCIE_ATS_CNTL_VF_23_BASE_IDX 0
140#define mmATHUB_PCIE_ATS_CNTL_VF_24 0x003b
141#define mmATHUB_PCIE_ATS_CNTL_VF_24_BASE_IDX 0
142#define mmATHUB_PCIE_ATS_CNTL_VF_25 0x003c
143#define mmATHUB_PCIE_ATS_CNTL_VF_25_BASE_IDX 0
144#define mmATHUB_PCIE_ATS_CNTL_VF_26 0x003d
145#define mmATHUB_PCIE_ATS_CNTL_VF_26_BASE_IDX 0
146#define mmATHUB_PCIE_ATS_CNTL_VF_27 0x003e
147#define mmATHUB_PCIE_ATS_CNTL_VF_27_BASE_IDX 0
148#define mmATHUB_PCIE_ATS_CNTL_VF_28 0x003f
149#define mmATHUB_PCIE_ATS_CNTL_VF_28_BASE_IDX 0
150#define mmATHUB_PCIE_ATS_CNTL_VF_29 0x0040
151#define mmATHUB_PCIE_ATS_CNTL_VF_29_BASE_IDX 0
152#define mmATHUB_PCIE_ATS_CNTL_VF_30 0x0041
153#define mmATHUB_PCIE_ATS_CNTL_VF_30_BASE_IDX 0
154#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS 0x0042
155#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS_BASE_IDX 0
156#define mmATC_ATS_VMID_STATUS 0x0043
157#define mmATC_ATS_VMID_STATUS_BASE_IDX 0
158#define mmATC_ATS_STATUS 0x0044
159#define mmATC_ATS_STATUS_BASE_IDX 0
160#define mmATC_ATS_VMID_SNAPSHOT_GFX_STAT 0x0045
161#define mmATC_ATS_VMID_SNAPSHOT_GFX_STAT_BASE_IDX 0
162#define mmATC_ATS_VMID_SNAPSHOT_MMHUB_STAT 0x0046
163#define mmATC_ATS_VMID_SNAPSHOT_MMHUB_STAT_BASE_IDX 0
164#define mmATC_VMID0_PASID_MAPPING 0x0047
165#define mmATC_VMID0_PASID_MAPPING_BASE_IDX 0
166#define mmATC_VMID1_PASID_MAPPING 0x0048
167#define mmATC_VMID1_PASID_MAPPING_BASE_IDX 0
168#define mmATC_VMID2_PASID_MAPPING 0x0049
169#define mmATC_VMID2_PASID_MAPPING_BASE_IDX 0
170#define mmATC_VMID3_PASID_MAPPING 0x004a
171#define mmATC_VMID3_PASID_MAPPING_BASE_IDX 0
172#define mmATC_VMID4_PASID_MAPPING 0x004b
173#define mmATC_VMID4_PASID_MAPPING_BASE_IDX 0
174#define mmATC_VMID5_PASID_MAPPING 0x004c
175#define mmATC_VMID5_PASID_MAPPING_BASE_IDX 0
176#define mmATC_VMID6_PASID_MAPPING 0x004d
177#define mmATC_VMID6_PASID_MAPPING_BASE_IDX 0
178#define mmATC_VMID7_PASID_MAPPING 0x004e
179#define mmATC_VMID7_PASID_MAPPING_BASE_IDX 0
180#define mmATC_VMID8_PASID_MAPPING 0x004f
181#define mmATC_VMID8_PASID_MAPPING_BASE_IDX 0
182#define mmATC_VMID9_PASID_MAPPING 0x0050
183#define mmATC_VMID9_PASID_MAPPING_BASE_IDX 0
184#define mmATC_VMID10_PASID_MAPPING 0x0051
185#define mmATC_VMID10_PASID_MAPPING_BASE_IDX 0
186#define mmATC_VMID11_PASID_MAPPING 0x0052
187#define mmATC_VMID11_PASID_MAPPING_BASE_IDX 0
188#define mmATC_VMID12_PASID_MAPPING 0x0053
189#define mmATC_VMID12_PASID_MAPPING_BASE_IDX 0
190#define mmATC_VMID13_PASID_MAPPING 0x0054
191#define mmATC_VMID13_PASID_MAPPING_BASE_IDX 0
192#define mmATC_VMID14_PASID_MAPPING 0x0055
193#define mmATC_VMID14_PASID_MAPPING_BASE_IDX 0
194#define mmATC_VMID15_PASID_MAPPING 0x0056
195#define mmATC_VMID15_PASID_MAPPING_BASE_IDX 0
196#define mmATC_VMID16_PASID_MAPPING 0x0057
197#define mmATC_VMID16_PASID_MAPPING_BASE_IDX 0
198#define mmATC_VMID17_PASID_MAPPING 0x0058
199#define mmATC_VMID17_PASID_MAPPING_BASE_IDX 0
200#define mmATC_VMID18_PASID_MAPPING 0x0059
201#define mmATC_VMID18_PASID_MAPPING_BASE_IDX 0
202#define mmATC_VMID19_PASID_MAPPING 0x005a
203#define mmATC_VMID19_PASID_MAPPING_BASE_IDX 0
204#define mmATC_VMID20_PASID_MAPPING 0x005b
205#define mmATC_VMID20_PASID_MAPPING_BASE_IDX 0
206#define mmATC_VMID21_PASID_MAPPING 0x005c
207#define mmATC_VMID21_PASID_MAPPING_BASE_IDX 0
208#define mmATC_VMID22_PASID_MAPPING 0x005d
209#define mmATC_VMID22_PASID_MAPPING_BASE_IDX 0
210#define mmATC_VMID23_PASID_MAPPING 0x005e
211#define mmATC_VMID23_PASID_MAPPING_BASE_IDX 0
212#define mmATC_VMID24_PASID_MAPPING 0x005f
213#define mmATC_VMID24_PASID_MAPPING_BASE_IDX 0
214#define mmATC_VMID25_PASID_MAPPING 0x0060
215#define mmATC_VMID25_PASID_MAPPING_BASE_IDX 0
216#define mmATC_VMID26_PASID_MAPPING 0x0061
217#define mmATC_VMID26_PASID_MAPPING_BASE_IDX 0
218#define mmATC_VMID27_PASID_MAPPING 0x0062
219#define mmATC_VMID27_PASID_MAPPING_BASE_IDX 0
220#define mmATC_VMID28_PASID_MAPPING 0x0063
221#define mmATC_VMID28_PASID_MAPPING_BASE_IDX 0
222#define mmATC_VMID29_PASID_MAPPING 0x0064
223#define mmATC_VMID29_PASID_MAPPING_BASE_IDX 0
224#define mmATC_VMID30_PASID_MAPPING 0x0065
225#define mmATC_VMID30_PASID_MAPPING_BASE_IDX 0
226#define mmATC_VMID31_PASID_MAPPING 0x0066
227#define mmATC_VMID31_PASID_MAPPING_BASE_IDX 0
228
229
230// addressBlock: athub_xpbdec
231// base address: 0x31a0
232#define mmXPB_RTR_SRC_APRTR0 0x0068
233#define mmXPB_RTR_SRC_APRTR0_BASE_IDX 0
234#define mmXPB_RTR_SRC_APRTR1 0x0069
235#define mmXPB_RTR_SRC_APRTR1_BASE_IDX 0
236#define mmXPB_RTR_SRC_APRTR2 0x006a
237#define mmXPB_RTR_SRC_APRTR2_BASE_IDX 0
238#define mmXPB_RTR_SRC_APRTR3 0x006b
239#define mmXPB_RTR_SRC_APRTR3_BASE_IDX 0
240#define mmXPB_RTR_SRC_APRTR4 0x006c
241#define mmXPB_RTR_SRC_APRTR4_BASE_IDX 0
242#define mmXPB_RTR_SRC_APRTR5 0x006d
243#define mmXPB_RTR_SRC_APRTR5_BASE_IDX 0
244#define mmXPB_RTR_SRC_APRTR6 0x006e
245#define mmXPB_RTR_SRC_APRTR6_BASE_IDX 0
246#define mmXPB_RTR_SRC_APRTR7 0x006f
247#define mmXPB_RTR_SRC_APRTR7_BASE_IDX 0
248#define mmXPB_RTR_SRC_APRTR8 0x0070
249#define mmXPB_RTR_SRC_APRTR8_BASE_IDX 0
250#define mmXPB_RTR_SRC_APRTR9 0x0071
251#define mmXPB_RTR_SRC_APRTR9_BASE_IDX 0
252#define mmXPB_RTR_SRC_APRTR10 0x0072
253#define mmXPB_RTR_SRC_APRTR10_BASE_IDX 0
254#define mmXPB_RTR_SRC_APRTR11 0x0073
255#define mmXPB_RTR_SRC_APRTR11_BASE_IDX 0
256#define mmXPB_RTR_SRC_APRTR12 0x0074
257#define mmXPB_RTR_SRC_APRTR12_BASE_IDX 0
258#define mmXPB_RTR_SRC_APRTR13 0x0075
259#define mmXPB_RTR_SRC_APRTR13_BASE_IDX 0
260#define mmXPB_RTR_DEST_MAP0 0x0076
261#define mmXPB_RTR_DEST_MAP0_BASE_IDX 0
262#define mmXPB_RTR_DEST_MAP1 0x0077
263#define mmXPB_RTR_DEST_MAP1_BASE_IDX 0
264#define mmXPB_RTR_DEST_MAP2 0x0078
265#define mmXPB_RTR_DEST_MAP2_BASE_IDX 0
266#define mmXPB_RTR_DEST_MAP3 0x0079
267#define mmXPB_RTR_DEST_MAP3_BASE_IDX 0
268#define mmXPB_RTR_DEST_MAP4 0x007a
269#define mmXPB_RTR_DEST_MAP4_BASE_IDX 0
270#define mmXPB_RTR_DEST_MAP5 0x007b
271#define mmXPB_RTR_DEST_MAP5_BASE_IDX 0
272#define mmXPB_RTR_DEST_MAP6 0x007c
273#define mmXPB_RTR_DEST_MAP6_BASE_IDX 0
274#define mmXPB_RTR_DEST_MAP7 0x007d
275#define mmXPB_RTR_DEST_MAP7_BASE_IDX 0
276#define mmXPB_RTR_DEST_MAP8 0x007e
277#define mmXPB_RTR_DEST_MAP8_BASE_IDX 0
278#define mmXPB_RTR_DEST_MAP9 0x007f
279#define mmXPB_RTR_DEST_MAP9_BASE_IDX 0
280#define mmXPB_RTR_DEST_MAP10 0x0080
281#define mmXPB_RTR_DEST_MAP10_BASE_IDX 0
282#define mmXPB_RTR_DEST_MAP11 0x0081
283#define mmXPB_RTR_DEST_MAP11_BASE_IDX 0
284#define mmXPB_RTR_DEST_MAP12 0x0082
285#define mmXPB_RTR_DEST_MAP12_BASE_IDX 0
286#define mmXPB_RTR_DEST_MAP13 0x0083
287#define mmXPB_RTR_DEST_MAP13_BASE_IDX 0
288#define mmXPB_CLG_CFG0 0x0084
289#define mmXPB_CLG_CFG0_BASE_IDX 0
290#define mmXPB_CLG_CFG1 0x0085
291#define mmXPB_CLG_CFG1_BASE_IDX 0
292#define mmXPB_CLG_CFG2 0x0086
293#define mmXPB_CLG_CFG2_BASE_IDX 0
294#define mmXPB_CLG_CFG3 0x0087
295#define mmXPB_CLG_CFG3_BASE_IDX 0
296#define mmXPB_CLG_CFG4 0x0088
297#define mmXPB_CLG_CFG4_BASE_IDX 0
298#define mmXPB_CLG_CFG5 0x0089
299#define mmXPB_CLG_CFG5_BASE_IDX 0
300#define mmXPB_CLG_CFG6 0x008a
301#define mmXPB_CLG_CFG6_BASE_IDX 0
302#define mmXPB_CLG_CFG7 0x008b
303#define mmXPB_CLG_CFG7_BASE_IDX 0
304#define mmXPB_CLG_EXTRA 0x008c
305#define mmXPB_CLG_EXTRA_BASE_IDX 0
306#define mmXPB_CLG_EXTRA_MSK 0x008d
307#define mmXPB_CLG_EXTRA_MSK_BASE_IDX 0
308#define mmXPB_LB_ADDR 0x008e
309#define mmXPB_LB_ADDR_BASE_IDX 0
310#define mmXPB_WCB_STS 0x008f
311#define mmXPB_WCB_STS_BASE_IDX 0
312#define mmXPB_HST_CFG 0x0090
313#define mmXPB_HST_CFG_BASE_IDX 0
314#define mmXPB_P2P_BAR_CFG 0x0091
315#define mmXPB_P2P_BAR_CFG_BASE_IDX 0
316#define mmXPB_P2P_BAR0 0x0092
317#define mmXPB_P2P_BAR0_BASE_IDX 0
318#define mmXPB_P2P_BAR1 0x0093
319#define mmXPB_P2P_BAR1_BASE_IDX 0
320#define mmXPB_P2P_BAR2 0x0094
321#define mmXPB_P2P_BAR2_BASE_IDX 0
322#define mmXPB_P2P_BAR3 0x0095
323#define mmXPB_P2P_BAR3_BASE_IDX 0
324#define mmXPB_P2P_BAR4 0x0096
325#define mmXPB_P2P_BAR4_BASE_IDX 0
326#define mmXPB_P2P_BAR5 0x0097
327#define mmXPB_P2P_BAR5_BASE_IDX 0
328#define mmXPB_P2P_BAR6 0x0098
329#define mmXPB_P2P_BAR6_BASE_IDX 0
330#define mmXPB_P2P_BAR7 0x0099
331#define mmXPB_P2P_BAR7_BASE_IDX 0
332#define mmXPB_P2P_BAR_SETUP 0x009a
333#define mmXPB_P2P_BAR_SETUP_BASE_IDX 0
334#define mmXPB_P2P_BAR_DELTA_ABOVE 0x009c
335#define mmXPB_P2P_BAR_DELTA_ABOVE_BASE_IDX 0
336#define mmXPB_P2P_BAR_DELTA_BELOW 0x009d
337#define mmXPB_P2P_BAR_DELTA_BELOW_BASE_IDX 0
338#define mmXPB_PEER_SYS_BAR0 0x009e
339#define mmXPB_PEER_SYS_BAR0_BASE_IDX 0
340#define mmXPB_PEER_SYS_BAR1 0x009f
341#define mmXPB_PEER_SYS_BAR1_BASE_IDX 0
342#define mmXPB_PEER_SYS_BAR2 0x00a0
343#define mmXPB_PEER_SYS_BAR2_BASE_IDX 0
344#define mmXPB_PEER_SYS_BAR3 0x00a1
345#define mmXPB_PEER_SYS_BAR3_BASE_IDX 0
346#define mmXPB_PEER_SYS_BAR4 0x00a2
347#define mmXPB_PEER_SYS_BAR4_BASE_IDX 0
348#define mmXPB_PEER_SYS_BAR5 0x00a3
349#define mmXPB_PEER_SYS_BAR5_BASE_IDX 0
350#define mmXPB_PEER_SYS_BAR6 0x00a4
351#define mmXPB_PEER_SYS_BAR6_BASE_IDX 0
352#define mmXPB_PEER_SYS_BAR7 0x00a5
353#define mmXPB_PEER_SYS_BAR7_BASE_IDX 0
354#define mmXPB_PEER_SYS_BAR8 0x00a6
355#define mmXPB_PEER_SYS_BAR8_BASE_IDX 0
356#define mmXPB_PEER_SYS_BAR9 0x00a7
357#define mmXPB_PEER_SYS_BAR9_BASE_IDX 0
358#define mmXPB_PEER_SYS_BAR10 0x00a8
359#define mmXPB_PEER_SYS_BAR10_BASE_IDX 0
360#define mmXPB_PEER_SYS_BAR11 0x00a9
361#define mmXPB_PEER_SYS_BAR11_BASE_IDX 0
362#define mmXPB_PEER_SYS_BAR12 0x00aa
363#define mmXPB_PEER_SYS_BAR12_BASE_IDX 0
364#define mmXPB_PEER_SYS_BAR13 0x00ab
365#define mmXPB_PEER_SYS_BAR13_BASE_IDX 0
366#define mmXPB_CLK_GAT 0x00ac
367#define mmXPB_CLK_GAT_BASE_IDX 0
368#define mmXPB_INTF_CFG 0x00ad
369#define mmXPB_INTF_CFG_BASE_IDX 0
370#define mmXPB_INTF_STS 0x00ae
371#define mmXPB_INTF_STS_BASE_IDX 0
372#define mmXPB_PIPE_STS 0x00af
373#define mmXPB_PIPE_STS_BASE_IDX 0
374#define mmXPB_SUB_CTRL 0x00b0
375#define mmXPB_SUB_CTRL_BASE_IDX 0
376#define mmXPB_MAP_INVERT_FLUSH_NUM_LSB 0x00b1
377#define mmXPB_MAP_INVERT_FLUSH_NUM_LSB_BASE_IDX 0
378#define mmXPB_PERF_KNOBS 0x00b2
379#define mmXPB_PERF_KNOBS_BASE_IDX 0
380#define mmXPB_STICKY 0x00b3
381#define mmXPB_STICKY_BASE_IDX 0
382#define mmXPB_STICKY_W1C 0x00b4
383#define mmXPB_STICKY_W1C_BASE_IDX 0
384#define mmXPB_MISC_CFG 0x00b5
385#define mmXPB_MISC_CFG_BASE_IDX 0
386#define mmXPB_INTF_CFG2 0x00b6
387#define mmXPB_INTF_CFG2_BASE_IDX 0
388#define mmXPB_CLG_EXTRA_RD 0x00b7
389#define mmXPB_CLG_EXTRA_RD_BASE_IDX 0
390#define mmXPB_CLG_EXTRA_MSK_RD 0x00b8
391#define mmXPB_CLG_EXTRA_MSK_RD_BASE_IDX 0
392#define mmXPB_CLG_GFX_MATCH 0x00b9
393#define mmXPB_CLG_GFX_MATCH_BASE_IDX 0
394#define mmXPB_CLG_GFX_MATCH_MSK 0x00ba
395#define mmXPB_CLG_GFX_MATCH_MSK_BASE_IDX 0
396#define mmXPB_CLG_MM_MATCH 0x00bb
397#define mmXPB_CLG_MM_MATCH_BASE_IDX 0
398#define mmXPB_CLG_MM_MATCH_MSK 0x00bc
399#define mmXPB_CLG_MM_MATCH_MSK_BASE_IDX 0
400#define mmXPB_CLG_GUS_MATCH 0x00bd
401#define mmXPB_CLG_GUS_MATCH_BASE_IDX 0
402#define mmXPB_CLG_GUS_MATCH_MSK 0x00be
403#define mmXPB_CLG_GUS_MATCH_MSK_BASE_IDX 0
404#define mmXPB_CLG_GFX_UNITID_MAPPING0 0x00bf
405#define mmXPB_CLG_GFX_UNITID_MAPPING0_BASE_IDX 0
406#define mmXPB_CLG_GFX_UNITID_MAPPING1 0x00c0
407#define mmXPB_CLG_GFX_UNITID_MAPPING1_BASE_IDX 0
408#define mmXPB_CLG_GFX_UNITID_MAPPING2 0x00c1
409#define mmXPB_CLG_GFX_UNITID_MAPPING2_BASE_IDX 0
410#define mmXPB_CLG_GFX_UNITID_MAPPING3 0x00c2
411#define mmXPB_CLG_GFX_UNITID_MAPPING3_BASE_IDX 0
412#define mmXPB_CLG_GFX_UNITID_MAPPING4 0x00c3
413#define mmXPB_CLG_GFX_UNITID_MAPPING4_BASE_IDX 0
414#define mmXPB_CLG_GFX_UNITID_MAPPING5 0x00c4
415#define mmXPB_CLG_GFX_UNITID_MAPPING5_BASE_IDX 0
416#define mmXPB_CLG_GFX_UNITID_MAPPING6 0x00c5
417#define mmXPB_CLG_GFX_UNITID_MAPPING6_BASE_IDX 0
418#define mmXPB_CLG_GFX_UNITID_MAPPING7 0x00c6
419#define mmXPB_CLG_GFX_UNITID_MAPPING7_BASE_IDX 0
420#define mmXPB_CLG_MM_UNITID_MAPPING0 0x00c7
421#define mmXPB_CLG_MM_UNITID_MAPPING0_BASE_IDX 0
422#define mmXPB_CLG_MM_UNITID_MAPPING1 0x00c8
423#define mmXPB_CLG_MM_UNITID_MAPPING1_BASE_IDX 0
424#define mmXPB_CLG_MM_UNITID_MAPPING2 0x00c9
425#define mmXPB_CLG_MM_UNITID_MAPPING2_BASE_IDX 0
426#define mmXPB_CLG_MM_UNITID_MAPPING3 0x00ca
427#define mmXPB_CLG_MM_UNITID_MAPPING3_BASE_IDX 0
428#define mmXPB_CLG_GUS_UNITID_MAPPING0 0x00cb
429#define mmXPB_CLG_GUS_UNITID_MAPPING0_BASE_IDX 0
430#define mmXPB_CLG_GUS_UNITID_MAPPING1 0x00cc
431#define mmXPB_CLG_GUS_UNITID_MAPPING1_BASE_IDX 0
432#define mmXPB_CLG_GUS_UNITID_MAPPING2 0x00cd
433#define mmXPB_CLG_GUS_UNITID_MAPPING2_BASE_IDX 0
434#define mmXPB_CLG_GUS_UNITID_MAPPING3 0x00ce
435#define mmXPB_CLG_GUS_UNITID_MAPPING3_BASE_IDX 0
436#define mmXPB_CLG_GUS_UNITID_MAPPING4 0x00cf
437#define mmXPB_CLG_GUS_UNITID_MAPPING4_BASE_IDX 0
438#define mmXPB_CLG_GUS_UNITID_MAPPING5 0x00d0
439#define mmXPB_CLG_GUS_UNITID_MAPPING5_BASE_IDX 0
440#define mmXPB_CLG_GUS_UNITID_MAPPING6 0x00d1
441#define mmXPB_CLG_GUS_UNITID_MAPPING6_BASE_IDX 0
442#define mmXPB_CLG_GUS_UNITID_MAPPING7 0x00d2
443#define mmXPB_CLG_GUS_UNITID_MAPPING7_BASE_IDX 0
444
445
446// addressBlock: athub_rpbdec
447// base address: 0x3350
448#define mmRPB_PASSPW_CONF 0x00d4
449#define mmRPB_PASSPW_CONF_BASE_IDX 0
450#define mmRPB_BLOCKLEVEL_CONF 0x00d5
451#define mmRPB_BLOCKLEVEL_CONF_BASE_IDX 0
452#define mmRPB_TAG_CONF 0x00d6
453#define mmRPB_TAG_CONF_BASE_IDX 0
454#define mmRPB_EFF_CNTL 0x00d8
455#define mmRPB_EFF_CNTL_BASE_IDX 0
456#define mmRPB_ARB_CNTL 0x00d9
457#define mmRPB_ARB_CNTL_BASE_IDX 0
458#define mmRPB_ARB_CNTL2 0x00da
459#define mmRPB_ARB_CNTL2_BASE_IDX 0
460#define mmRPB_BIF_CNTL 0x00db
461#define mmRPB_BIF_CNTL_BASE_IDX 0
462#define mmRPB_BIF_CNTL2 0x00dc
463#define mmRPB_BIF_CNTL2_BASE_IDX 0
464#define mmRPB_WR_SWITCH_CNTL 0x00dd
465#define mmRPB_WR_SWITCH_CNTL_BASE_IDX 0
466#define mmRPB_RD_SWITCH_CNTL 0x00de
467#define mmRPB_RD_SWITCH_CNTL_BASE_IDX 0
468#define mmRPB_SWITCH_CNTL2 0x00df
469#define mmRPB_SWITCH_CNTL2_BASE_IDX 0
470#define mmRPB_CID_QUEUE_WR 0x00e0
471#define mmRPB_CID_QUEUE_WR_BASE_IDX 0
472#define mmRPB_EA_QUEUE_WR 0x00e1
473#define mmRPB_EA_QUEUE_WR_BASE_IDX 0
474#define mmRPB_CID_QUEUE_RD 0x00e2
475#define mmRPB_CID_QUEUE_RD_BASE_IDX 0
476#define mmRPB_CID_QUEUE_EX 0x00e3
477#define mmRPB_CID_QUEUE_EX_BASE_IDX 0
478#define mmRPB_CID_QUEUE_EX_DATA 0x00e4
479#define mmRPB_CID_QUEUE_EX_DATA_BASE_IDX 0
480#define mmRPB_DEINTRLV_COMBINE_CNTL 0x00e5
481#define mmRPB_DEINTRLV_COMBINE_CNTL_BASE_IDX 0
482#define mmRPB_VC_SWITCH_RDWR 0x00e6
483#define mmRPB_VC_SWITCH_RDWR_BASE_IDX 0
484#define mmRPB_PERF_COUNTER_CNTL 0x00e7
485#define mmRPB_PERF_COUNTER_CNTL_BASE_IDX 0
486#define mmRPB_PERF_COUNTER_STATUS 0x00e8
487#define mmRPB_PERF_COUNTER_STATUS_BASE_IDX 0
488#define mmRPB_PERFCOUNTER_LO 0x00e9
489#define mmRPB_PERFCOUNTER_LO_BASE_IDX 0
490#define mmRPB_PERFCOUNTER_HI 0x00ea
491#define mmRPB_PERFCOUNTER_HI_BASE_IDX 0
492#define mmRPB_PERFCOUNTER0_CFG 0x00eb
493#define mmRPB_PERFCOUNTER0_CFG_BASE_IDX 0
494#define mmRPB_PERFCOUNTER1_CFG 0x00ec
495#define mmRPB_PERFCOUNTER1_CFG_BASE_IDX 0
496#define mmRPB_PERFCOUNTER2_CFG 0x00ed
497#define mmRPB_PERFCOUNTER2_CFG_BASE_IDX 0
498#define mmRPB_PERFCOUNTER3_CFG 0x00ee
499#define mmRPB_PERFCOUNTER3_CFG_BASE_IDX 0
500#define mmRPB_PERFCOUNTER_RSLT_CNTL 0x00ef
501#define mmRPB_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
502#define mmRPB_RD_QUEUE_CNTL 0x00f0
503#define mmRPB_RD_QUEUE_CNTL_BASE_IDX 0
504#define mmRPB_RD_QUEUE_CNTL2 0x00f1
505#define mmRPB_RD_QUEUE_CNTL2_BASE_IDX 0
506#define mmRPB_WR_QUEUE_CNTL 0x00f2
507#define mmRPB_WR_QUEUE_CNTL_BASE_IDX 0
508#define mmRPB_WR_QUEUE_CNTL2 0x00f3
509#define mmRPB_WR_QUEUE_CNTL2_BASE_IDX 0
510#define mmRPB_ATS_CNTL 0x00f4
511#define mmRPB_ATS_CNTL_BASE_IDX 0
512#define mmRPB_ATS_CNTL2 0x00f5
513#define mmRPB_ATS_CNTL2_BASE_IDX 0
514#define mmRPB_ATS_CNTL3 0x00f6
515#define mmRPB_ATS_CNTL3_BASE_IDX 0
516#define mmRPB_DF_SDPPORT_CNTL 0x00f7
517#define mmRPB_DF_SDPPORT_CNTL_BASE_IDX 0
518#define mmRPB_SDPPORT_CNTL 0x00f8
519#define mmRPB_SDPPORT_CNTL_BASE_IDX 0
520#define mmRPB_NBIF_SDPPORT_CNTL 0x00f9
521#define mmRPB_NBIF_SDPPORT_CNTL_BASE_IDX 0
522
523#endif
524

source code of linux/drivers/gpu/drm/amd/include/asic_reg/athub/athub_2_1_0_offset.h