1/* SPDX-License-Identifier: ISC */
2/* Copyright (C) 2020 MediaTek Inc. */
3
4#ifndef __MT76_CONNAC_MCU_H
5#define __MT76_CONNAC_MCU_H
6
7#include "mt76_connac.h"
8
9#define FW_FEATURE_SET_ENCRYPT BIT(0)
10#define FW_FEATURE_SET_KEY_IDX GENMASK(2, 1)
11#define FW_FEATURE_ENCRY_MODE BIT(4)
12#define FW_FEATURE_OVERRIDE_ADDR BIT(5)
13#define FW_FEATURE_NON_DL BIT(6)
14
15#define DL_MODE_ENCRYPT BIT(0)
16#define DL_MODE_KEY_IDX GENMASK(2, 1)
17#define DL_MODE_RESET_SEC_IV BIT(3)
18#define DL_MODE_WORKING_PDA_CR4 BIT(4)
19#define DL_MODE_VALID_RAM_ENTRY BIT(5)
20#define DL_CONFIG_ENCRY_MODE_SEL BIT(6)
21#define DL_MODE_NEED_RSP BIT(31)
22
23#define FW_START_OVERRIDE BIT(0)
24#define FW_START_WORKING_PDA_CR4 BIT(2)
25#define FW_START_WORKING_PDA_DSP BIT(3)
26
27#define PATCH_SEC_NOT_SUPPORT GENMASK(31, 0)
28#define PATCH_SEC_TYPE_MASK GENMASK(15, 0)
29#define PATCH_SEC_TYPE_INFO 0x2
30
31#define PATCH_SEC_ENC_TYPE_MASK GENMASK(31, 24)
32#define PATCH_SEC_ENC_TYPE_PLAIN 0x00
33#define PATCH_SEC_ENC_TYPE_AES 0x01
34#define PATCH_SEC_ENC_TYPE_SCRAMBLE 0x02
35#define PATCH_SEC_ENC_SCRAMBLE_INFO_MASK GENMASK(15, 0)
36#define PATCH_SEC_ENC_AES_KEY_MASK GENMASK(7, 0)
37
38enum {
39 FW_TYPE_DEFAULT = 0,
40 FW_TYPE_CLC = 2,
41 FW_TYPE_MAX_NUM = 255
42};
43
44#define MCU_PQ_ID(p, q) (((p) << 15) | ((q) << 10))
45#define MCU_PKT_ID 0xa0
46
47struct mt76_connac2_mcu_txd {
48 __le32 txd[8];
49
50 __le16 len;
51 __le16 pq_id;
52
53 u8 cid;
54 u8 pkt_type;
55 u8 set_query; /* FW don't care */
56 u8 seq;
57
58 u8 uc_d2b0_rev;
59 u8 ext_cid;
60 u8 s2d_index;
61 u8 ext_cid_ack;
62
63 u32 rsv[5];
64} __packed __aligned(4);
65
66/**
67 * struct mt76_connac2_mcu_uni_txd - mcu command descriptor for connac2 and connac3
68 * @txd: hardware descriptor
69 * @len: total length not including txd
70 * @cid: command identifier
71 * @pkt_type: must be 0xa0 (cmd packet by long format)
72 * @frag_n: fragment number
73 * @seq: sequence number
74 * @checksum: 0 mean there is no checksum
75 * @s2d_index: index for command source and destination
76 * Definition | value | note
77 * CMD_S2D_IDX_H2N | 0x00 | command from HOST to WM
78 * CMD_S2D_IDX_C2N | 0x01 | command from WA to WM
79 * CMD_S2D_IDX_H2C | 0x02 | command from HOST to WA
80 * CMD_S2D_IDX_H2N_AND_H2C | 0x03 | command from HOST to WA and WM
81 *
82 * @option: command option
83 * BIT[0]: UNI_CMD_OPT_BIT_ACK
84 * set to 1 to request a fw reply
85 * if UNI_CMD_OPT_BIT_0_ACK is set and UNI_CMD_OPT_BIT_2_SET_QUERY
86 * is set, mcu firmware will send response event EID = 0x01
87 * (UNI_EVENT_ID_CMD_RESULT) to the host.
88 * BIT[1]: UNI_CMD_OPT_BIT_UNI_CMD
89 * 0: original command
90 * 1: unified command
91 * BIT[2]: UNI_CMD_OPT_BIT_SET_QUERY
92 * 0: QUERY command
93 * 1: SET command
94 */
95struct mt76_connac2_mcu_uni_txd {
96 __le32 txd[8];
97
98 /* DW1 */
99 __le16 len;
100 __le16 cid;
101
102 /* DW2 */
103 u8 rsv;
104 u8 pkt_type;
105 u8 frag_n;
106 u8 seq;
107
108 /* DW3 */
109 __le16 checksum;
110 u8 s2d_index;
111 u8 option;
112
113 /* DW4 */
114 u8 rsv1[4];
115} __packed __aligned(4);
116
117struct mt76_connac2_mcu_rxd {
118 __le32 rxd[6];
119
120 __le16 len;
121 __le16 pkt_type_id;
122
123 u8 eid;
124 u8 seq;
125 u8 option;
126 u8 rsv;
127 u8 ext_eid;
128 u8 rsv1[2];
129 u8 s2d_index;
130
131 u8 tlv[];
132};
133
134struct mt76_connac2_patch_hdr {
135 char build_date[16];
136 char platform[4];
137 __be32 hw_sw_ver;
138 __be32 patch_ver;
139 __be16 checksum;
140 u16 rsv;
141 struct {
142 __be32 patch_ver;
143 __be32 subsys;
144 __be32 feature;
145 __be32 n_region;
146 __be32 crc;
147 u32 rsv[11];
148 } desc;
149} __packed;
150
151struct mt76_connac2_patch_sec {
152 __be32 type;
153 __be32 offs;
154 __be32 size;
155 union {
156 __be32 spec[13];
157 struct {
158 __be32 addr;
159 __be32 len;
160 __be32 sec_key_idx;
161 __be32 align_len;
162 u32 rsv[9];
163 } info;
164 };
165} __packed;
166
167struct mt76_connac2_fw_trailer {
168 u8 chip_id;
169 u8 eco_code;
170 u8 n_region;
171 u8 format_ver;
172 u8 format_flag;
173 u8 rsv[2];
174 char fw_ver[10];
175 char build_date[15];
176 __le32 crc;
177} __packed;
178
179struct mt76_connac2_fw_region {
180 __le32 decomp_crc;
181 __le32 decomp_len;
182 __le32 decomp_blk_sz;
183 u8 rsv[4];
184 __le32 addr;
185 __le32 len;
186 u8 feature_set;
187 u8 type;
188 u8 rsv1[14];
189} __packed;
190
191struct tlv {
192 __le16 tag;
193 __le16 len;
194 u8 data[];
195} __packed;
196
197struct bss_info_omac {
198 __le16 tag;
199 __le16 len;
200 u8 hw_bss_idx;
201 u8 omac_idx;
202 u8 band_idx;
203 u8 rsv0;
204 __le32 conn_type;
205 u32 rsv1;
206} __packed;
207
208struct bss_info_basic {
209 __le16 tag;
210 __le16 len;
211 __le32 network_type;
212 u8 active;
213 u8 rsv0;
214 __le16 bcn_interval;
215 u8 bssid[ETH_ALEN];
216 u8 wmm_idx;
217 u8 dtim_period;
218 u8 bmc_wcid_lo;
219 u8 cipher;
220 u8 phy_mode;
221 u8 max_bssid; /* max BSSID. range: 1 ~ 8, 0: MBSSID disabled */
222 u8 non_tx_bssid;/* non-transmitted BSSID, 0: transmitted BSSID */
223 u8 bmc_wcid_hi; /* high Byte and version */
224 u8 rsv[2];
225} __packed;
226
227struct bss_info_rf_ch {
228 __le16 tag;
229 __le16 len;
230 u8 pri_ch;
231 u8 center_ch0;
232 u8 center_ch1;
233 u8 bw;
234 u8 he_ru26_block; /* 1: don't send HETB in RU26, 0: allow */
235 u8 he_all_disable; /* 1: disallow all HETB, 0: allow */
236 u8 rsv[2];
237} __packed;
238
239struct bss_info_ext_bss {
240 __le16 tag;
241 __le16 len;
242 __le32 mbss_tsf_offset; /* in unit of us */
243 u8 rsv[8];
244} __packed;
245
246enum {
247 BSS_INFO_OMAC,
248 BSS_INFO_BASIC,
249 BSS_INFO_RF_CH, /* optional, for BT/LTE coex */
250 BSS_INFO_PM, /* sta only */
251 BSS_INFO_UAPSD, /* sta only */
252 BSS_INFO_ROAM_DETECT, /* obsoleted */
253 BSS_INFO_LQ_RM, /* obsoleted */
254 BSS_INFO_EXT_BSS,
255 BSS_INFO_BMC_RATE, /* for bmc rate control in CR4 */
256 BSS_INFO_SYNC_MODE, /* obsoleted */
257 BSS_INFO_RA,
258 BSS_INFO_HW_AMSDU,
259 BSS_INFO_BSS_COLOR,
260 BSS_INFO_HE_BASIC,
261 BSS_INFO_PROTECT_INFO,
262 BSS_INFO_OFFLOAD,
263 BSS_INFO_11V_MBSSID,
264 BSS_INFO_MAX_NUM
265};
266
267/* sta_rec */
268
269struct sta_ntlv_hdr {
270 u8 rsv[2];
271 __le16 tlv_num;
272} __packed;
273
274struct sta_req_hdr {
275 u8 bss_idx;
276 u8 wlan_idx_lo;
277 __le16 tlv_num;
278 u8 is_tlv_append;
279 u8 muar_idx;
280 u8 wlan_idx_hi;
281 u8 rsv;
282} __packed;
283
284struct sta_rec_basic {
285 __le16 tag;
286 __le16 len;
287 __le32 conn_type;
288 u8 conn_state;
289 u8 qos;
290 __le16 aid;
291 u8 peer_addr[ETH_ALEN];
292#define EXTRA_INFO_VER BIT(0)
293#define EXTRA_INFO_NEW BIT(1)
294 __le16 extra_info;
295} __packed;
296
297struct sta_rec_ht {
298 __le16 tag;
299 __le16 len;
300 __le16 ht_cap;
301 u16 rsv;
302} __packed;
303
304struct sta_rec_vht {
305 __le16 tag;
306 __le16 len;
307 __le32 vht_cap;
308 __le16 vht_rx_mcs_map;
309 __le16 vht_tx_mcs_map;
310 /* mt7915 - mt7921 */
311 u8 rts_bw_sig;
312 u8 rsv[3];
313} __packed;
314
315struct sta_rec_uapsd {
316 __le16 tag;
317 __le16 len;
318 u8 dac_map;
319 u8 tac_map;
320 u8 max_sp;
321 u8 rsv0;
322 __le16 listen_interval;
323 u8 rsv1[2];
324} __packed;
325
326struct sta_rec_ba {
327 __le16 tag;
328 __le16 len;
329 u8 tid;
330 u8 ba_type;
331 u8 amsdu;
332 u8 ba_en;
333 __le16 ssn;
334 __le16 winsize;
335} __packed;
336
337struct sta_rec_he {
338 __le16 tag;
339 __le16 len;
340
341 __le32 he_cap;
342
343 u8 t_frame_dur;
344 u8 max_ampdu_exp;
345 u8 bw_set;
346 u8 device_class;
347 u8 dcm_tx_mode;
348 u8 dcm_tx_max_nss;
349 u8 dcm_rx_mode;
350 u8 dcm_rx_max_nss;
351 u8 dcm_max_ru;
352 u8 punc_pream_rx;
353 u8 pkt_ext;
354 u8 rsv1;
355
356 __le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];
357
358 u8 rsv2[2];
359} __packed;
360
361struct sta_rec_he_v2 {
362 __le16 tag;
363 __le16 len;
364 u8 he_mac_cap[6];
365 u8 he_phy_cap[11];
366 u8 pkt_ext;
367 /* 0: BW80, 1: BW160, 2: BW8080 */
368 __le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];
369} __packed;
370
371struct sta_rec_amsdu {
372 __le16 tag;
373 __le16 len;
374 u8 max_amsdu_num;
375 u8 max_mpdu_size;
376 u8 amsdu_en;
377 u8 rsv;
378} __packed;
379
380struct sta_rec_state {
381 __le16 tag;
382 __le16 len;
383 __le32 flags;
384 u8 state;
385 u8 vht_opmode;
386 u8 action;
387 u8 rsv[1];
388} __packed;
389
390#define RA_LEGACY_OFDM GENMASK(13, 6)
391#define RA_LEGACY_CCK GENMASK(3, 0)
392#define HT_MCS_MASK_NUM 10
393struct sta_rec_ra_info {
394 __le16 tag;
395 __le16 len;
396 __le16 legacy;
397 u8 rx_mcs_bitmask[HT_MCS_MASK_NUM];
398} __packed;
399
400struct sta_rec_phy {
401 __le16 tag;
402 __le16 len;
403 __le16 basic_rate;
404 u8 phy_type;
405 u8 ampdu;
406 u8 rts_policy;
407 u8 rcpi;
408 u8 max_ampdu_len; /* connac3 */
409 u8 rsv[1];
410} __packed;
411
412struct sta_rec_he_6g_capa {
413 __le16 tag;
414 __le16 len;
415 __le16 capa;
416 u8 rsv[2];
417} __packed;
418
419struct sta_rec_pn_info {
420 __le16 tag;
421 __le16 len;
422 u8 pn[6];
423 u8 tsc_type;
424 u8 rsv;
425} __packed;
426
427struct sec_key {
428 u8 cipher_id;
429 u8 cipher_len;
430 u8 key_id;
431 u8 key_len;
432 u8 key[32];
433} __packed;
434
435struct sta_rec_sec {
436 __le16 tag;
437 __le16 len;
438 u8 add;
439 u8 n_cipher;
440 u8 rsv[2];
441
442 struct sec_key key[2];
443} __packed;
444
445struct sta_rec_bf {
446 __le16 tag;
447 __le16 len;
448
449 __le16 pfmu; /* 0xffff: no access right for PFMU */
450 bool su_mu; /* 0: SU, 1: MU */
451 u8 bf_cap; /* 0: iBF, 1: eBF */
452 u8 sounding_phy; /* 0: legacy, 1: OFDM, 2: HT, 4: VHT */
453 u8 ndpa_rate;
454 u8 ndp_rate;
455 u8 rept_poll_rate;
456 u8 tx_mode; /* 0: legacy, 1: OFDM, 2: HT, 4: VHT ... */
457 u8 ncol;
458 u8 nrow;
459 u8 bw; /* 0: 20M, 1: 40M, 2: 80M, 3: 160M */
460
461 u8 mem_total;
462 u8 mem_20m;
463 struct {
464 u8 row;
465 u8 col: 6, row_msb: 2;
466 } mem[4];
467
468 __le16 smart_ant;
469 u8 se_idx;
470 u8 auto_sounding; /* b7: low traffic indicator
471 * b6: Stop sounding for this entry
472 * b5 ~ b0: postpone sounding
473 */
474 u8 ibf_timeout;
475 u8 ibf_dbw;
476 u8 ibf_ncol;
477 u8 ibf_nrow;
478 u8 nrow_gt_bw80;
479 u8 ncol_gt_bw80;
480 u8 ru_start_idx;
481 u8 ru_end_idx;
482
483 bool trigger_su;
484 bool trigger_mu;
485 bool ng16_su;
486 bool ng16_mu;
487 bool codebook42_su;
488 bool codebook75_mu;
489
490 u8 he_ltf;
491 u8 rsv[3];
492} __packed;
493
494struct sta_rec_bfee {
495 __le16 tag;
496 __le16 len;
497 bool fb_identity_matrix; /* 1: feedback identity matrix */
498 bool ignore_feedback; /* 1: ignore */
499 u8 rsv[2];
500} __packed;
501
502struct sta_rec_muru {
503 __le16 tag;
504 __le16 len;
505
506 struct {
507 bool ofdma_dl_en;
508 bool ofdma_ul_en;
509 bool mimo_dl_en;
510 bool mimo_ul_en;
511 u8 rsv[4];
512 } cfg;
513
514 struct {
515 u8 punc_pream_rx;
516 bool he_20m_in_40m_2g;
517 bool he_20m_in_160m;
518 bool he_80m_in_160m;
519 bool lt16_sigb;
520 bool rx_su_comp_sigb;
521 bool rx_su_non_comp_sigb;
522 u8 rsv;
523 } ofdma_dl;
524
525 struct {
526 u8 t_frame_dur;
527 u8 mu_cascading;
528 u8 uo_ra;
529 u8 he_2x996_tone;
530 u8 rx_t_frame_11ac;
531 u8 rx_ctrl_frame_to_mbss;
532 u8 rsv[2];
533 } ofdma_ul;
534
535 struct {
536 bool vht_mu_bfee;
537 bool partial_bw_dl_mimo;
538 u8 rsv[2];
539 } mimo_dl;
540
541 struct {
542 bool full_ul_mimo;
543 bool partial_ul_mimo;
544 u8 rsv[2];
545 } mimo_ul;
546} __packed;
547
548struct sta_phy {
549 u8 type;
550 u8 flag;
551 u8 stbc;
552 u8 sgi;
553 u8 bw;
554 u8 ldpc;
555 u8 mcs;
556 u8 nss;
557 u8 he_ltf;
558};
559
560struct sta_rec_ra {
561 __le16 tag;
562 __le16 len;
563
564 u8 valid;
565 u8 auto_rate;
566 u8 phy_mode;
567 u8 channel;
568 u8 bw;
569 u8 disable_cck;
570 u8 ht_mcs32;
571 u8 ht_gf;
572 u8 ht_mcs[4];
573 u8 mmps_mode;
574 u8 gband_256;
575 u8 af;
576 u8 auth_wapi_mode;
577 u8 rate_len;
578
579 u8 supp_mode;
580 u8 supp_cck_rate;
581 u8 supp_ofdm_rate;
582 __le32 supp_ht_mcs;
583 __le16 supp_vht_mcs[4];
584
585 u8 op_mode;
586 u8 op_vht_chan_width;
587 u8 op_vht_rx_nss;
588 u8 op_vht_rx_nss_type;
589
590 __le32 sta_cap;
591
592 struct sta_phy phy;
593} __packed;
594
595struct sta_rec_ra_fixed {
596 __le16 tag;
597 __le16 len;
598
599 __le32 field;
600 u8 op_mode;
601 u8 op_vht_chan_width;
602 u8 op_vht_rx_nss;
603 u8 op_vht_rx_nss_type;
604
605 struct sta_phy phy;
606
607 u8 spe_idx;
608 u8 short_preamble;
609 u8 is_5g;
610 u8 mmps_mode;
611} __packed;
612
613/* wtbl_rec */
614
615struct wtbl_req_hdr {
616 u8 wlan_idx_lo;
617 u8 operation;
618 __le16 tlv_num;
619 u8 wlan_idx_hi;
620 u8 rsv[3];
621} __packed;
622
623struct wtbl_generic {
624 __le16 tag;
625 __le16 len;
626 u8 peer_addr[ETH_ALEN];
627 u8 muar_idx;
628 u8 skip_tx;
629 u8 cf_ack;
630 u8 qos;
631 u8 mesh;
632 u8 adm;
633 __le16 partial_aid;
634 u8 baf_en;
635 u8 aad_om;
636} __packed;
637
638struct wtbl_rx {
639 __le16 tag;
640 __le16 len;
641 u8 rcid;
642 u8 rca1;
643 u8 rca2;
644 u8 rv;
645 u8 rsv[4];
646} __packed;
647
648struct wtbl_ht {
649 __le16 tag;
650 __le16 len;
651 u8 ht;
652 u8 ldpc;
653 u8 af;
654 u8 mm;
655 u8 rsv[4];
656} __packed;
657
658struct wtbl_vht {
659 __le16 tag;
660 __le16 len;
661 u8 ldpc;
662 u8 dyn_bw;
663 u8 vht;
664 u8 txop_ps;
665 u8 rsv[4];
666} __packed;
667
668struct wtbl_tx_ps {
669 __le16 tag;
670 __le16 len;
671 u8 txps;
672 u8 rsv[3];
673} __packed;
674
675struct wtbl_hdr_trans {
676 __le16 tag;
677 __le16 len;
678 u8 to_ds;
679 u8 from_ds;
680 u8 no_rx_trans;
681 u8 rsv;
682} __packed;
683
684struct wtbl_ba {
685 __le16 tag;
686 __le16 len;
687 /* common */
688 u8 tid;
689 u8 ba_type;
690 u8 rsv0[2];
691 /* originator only */
692 __le16 sn;
693 u8 ba_en;
694 u8 ba_winsize_idx;
695 /* originator & recipient */
696 __le16 ba_winsize;
697 /* recipient only */
698 u8 peer_addr[ETH_ALEN];
699 u8 rst_ba_tid;
700 u8 rst_ba_sel;
701 u8 rst_ba_sb;
702 u8 band_idx;
703 u8 rsv1[4];
704} __packed;
705
706struct wtbl_smps {
707 __le16 tag;
708 __le16 len;
709 u8 smps;
710 u8 rsv[3];
711} __packed;
712
713/* mt7615 only */
714
715struct wtbl_bf {
716 __le16 tag;
717 __le16 len;
718 u8 ibf;
719 u8 ebf;
720 u8 ibf_vht;
721 u8 ebf_vht;
722 u8 gid;
723 u8 pfmu_idx;
724 u8 rsv[2];
725} __packed;
726
727struct wtbl_pn {
728 __le16 tag;
729 __le16 len;
730 u8 pn[6];
731 u8 rsv[2];
732} __packed;
733
734struct wtbl_spe {
735 __le16 tag;
736 __le16 len;
737 u8 spe_idx;
738 u8 rsv[3];
739} __packed;
740
741struct wtbl_raw {
742 __le16 tag;
743 __le16 len;
744 u8 wtbl_idx;
745 u8 dw;
746 u8 rsv[2];
747 __le32 msk;
748 __le32 val;
749} __packed;
750
751#define MT76_CONNAC_WTBL_UPDATE_MAX_SIZE (sizeof(struct wtbl_req_hdr) + \
752 sizeof(struct wtbl_generic) + \
753 sizeof(struct wtbl_rx) + \
754 sizeof(struct wtbl_ht) + \
755 sizeof(struct wtbl_vht) + \
756 sizeof(struct wtbl_tx_ps) + \
757 sizeof(struct wtbl_hdr_trans) +\
758 sizeof(struct wtbl_ba) + \
759 sizeof(struct wtbl_bf) + \
760 sizeof(struct wtbl_smps) + \
761 sizeof(struct wtbl_pn) + \
762 sizeof(struct wtbl_spe))
763
764#define MT76_CONNAC_STA_UPDATE_MAX_SIZE (sizeof(struct sta_req_hdr) + \
765 sizeof(struct sta_rec_basic) + \
766 sizeof(struct sta_rec_bf) + \
767 sizeof(struct sta_rec_ht) + \
768 sizeof(struct sta_rec_he) + \
769 sizeof(struct sta_rec_ba) + \
770 sizeof(struct sta_rec_vht) + \
771 sizeof(struct sta_rec_uapsd) + \
772 sizeof(struct sta_rec_amsdu) + \
773 sizeof(struct sta_rec_muru) + \
774 sizeof(struct sta_rec_bfee) + \
775 sizeof(struct sta_rec_ra) + \
776 sizeof(struct sta_rec_sec) + \
777 sizeof(struct sta_rec_ra_fixed) + \
778 sizeof(struct sta_rec_he_6g_capa) + \
779 sizeof(struct sta_rec_pn_info) + \
780 sizeof(struct tlv) + \
781 MT76_CONNAC_WTBL_UPDATE_MAX_SIZE)
782
783enum {
784 STA_REC_BASIC,
785 STA_REC_RA,
786 STA_REC_RA_CMM_INFO,
787 STA_REC_RA_UPDATE,
788 STA_REC_BF,
789 STA_REC_AMSDU,
790 STA_REC_BA,
791 STA_REC_STATE,
792 STA_REC_TX_PROC, /* for hdr trans and CSO in CR4 */
793 STA_REC_HT,
794 STA_REC_VHT,
795 STA_REC_APPS,
796 STA_REC_KEY,
797 STA_REC_WTBL,
798 STA_REC_HE,
799 STA_REC_HW_AMSDU,
800 STA_REC_WTBL_AADOM,
801 STA_REC_KEY_V2,
802 STA_REC_MURU,
803 STA_REC_MUEDCA,
804 STA_REC_BFEE,
805 STA_REC_PHY = 0x15,
806 STA_REC_HE_6G = 0x17,
807 STA_REC_HE_V2 = 0x19,
808 STA_REC_MLD = 0x20,
809 STA_REC_EHT = 0x22,
810 STA_REC_PN_INFO = 0x26,
811 STA_REC_KEY_V3 = 0x27,
812 STA_REC_HDRT = 0x28,
813 STA_REC_HDR_TRANS = 0x2B,
814 STA_REC_MAX_NUM
815};
816
817enum {
818 WTBL_GENERIC,
819 WTBL_RX,
820 WTBL_HT,
821 WTBL_VHT,
822 WTBL_PEER_PS, /* not used */
823 WTBL_TX_PS,
824 WTBL_HDR_TRANS,
825 WTBL_SEC_KEY,
826 WTBL_BA,
827 WTBL_RDG, /* obsoleted */
828 WTBL_PROTECT, /* not used */
829 WTBL_CLEAR, /* not used */
830 WTBL_BF,
831 WTBL_SMPS,
832 WTBL_RAW_DATA, /* debug only */
833 WTBL_PN,
834 WTBL_SPE,
835 WTBL_MAX_NUM
836};
837
838#define STA_TYPE_STA BIT(0)
839#define STA_TYPE_AP BIT(1)
840#define STA_TYPE_ADHOC BIT(2)
841#define STA_TYPE_WDS BIT(4)
842#define STA_TYPE_BC BIT(5)
843
844#define NETWORK_INFRA BIT(16)
845#define NETWORK_P2P BIT(17)
846#define NETWORK_IBSS BIT(18)
847#define NETWORK_WDS BIT(21)
848
849#define SCAN_FUNC_RANDOM_MAC BIT(0)
850#define SCAN_FUNC_SPLIT_SCAN BIT(5)
851
852#define CONNECTION_INFRA_STA (STA_TYPE_STA | NETWORK_INFRA)
853#define CONNECTION_INFRA_AP (STA_TYPE_AP | NETWORK_INFRA)
854#define CONNECTION_P2P_GC (STA_TYPE_STA | NETWORK_P2P)
855#define CONNECTION_P2P_GO (STA_TYPE_AP | NETWORK_P2P)
856#define CONNECTION_IBSS_ADHOC (STA_TYPE_ADHOC | NETWORK_IBSS)
857#define CONNECTION_WDS (STA_TYPE_WDS | NETWORK_WDS)
858#define CONNECTION_INFRA_BC (STA_TYPE_BC | NETWORK_INFRA)
859
860#define CONN_STATE_DISCONNECT 0
861#define CONN_STATE_CONNECT 1
862#define CONN_STATE_PORT_SECURE 2
863
864/* HE MAC */
865#define STA_REC_HE_CAP_HTC BIT(0)
866#define STA_REC_HE_CAP_BQR BIT(1)
867#define STA_REC_HE_CAP_BSR BIT(2)
868#define STA_REC_HE_CAP_OM BIT(3)
869#define STA_REC_HE_CAP_AMSDU_IN_AMPDU BIT(4)
870/* HE PHY */
871#define STA_REC_HE_CAP_DUAL_BAND BIT(5)
872#define STA_REC_HE_CAP_LDPC BIT(6)
873#define STA_REC_HE_CAP_TRIG_CQI_FK BIT(7)
874#define STA_REC_HE_CAP_PARTIAL_BW_EXT_RANGE BIT(8)
875/* STBC */
876#define STA_REC_HE_CAP_LE_EQ_80M_TX_STBC BIT(9)
877#define STA_REC_HE_CAP_LE_EQ_80M_RX_STBC BIT(10)
878#define STA_REC_HE_CAP_GT_80M_TX_STBC BIT(11)
879#define STA_REC_HE_CAP_GT_80M_RX_STBC BIT(12)
880/* GI */
881#define STA_REC_HE_CAP_SU_PPDU_1LTF_8US_GI BIT(13)
882#define STA_REC_HE_CAP_SU_MU_PPDU_4LTF_8US_GI BIT(14)
883#define STA_REC_HE_CAP_ER_SU_PPDU_1LTF_8US_GI BIT(15)
884#define STA_REC_HE_CAP_ER_SU_PPDU_4LTF_8US_GI BIT(16)
885#define STA_REC_HE_CAP_NDP_4LTF_3DOT2MS_GI BIT(17)
886/* 242 TONE */
887#define STA_REC_HE_CAP_BW20_RU242_SUPPORT BIT(18)
888#define STA_REC_HE_CAP_TX_1024QAM_UNDER_RU242 BIT(19)
889#define STA_REC_HE_CAP_RX_1024QAM_UNDER_RU242 BIT(20)
890
891#define PHY_MODE_A BIT(0)
892#define PHY_MODE_B BIT(1)
893#define PHY_MODE_G BIT(2)
894#define PHY_MODE_GN BIT(3)
895#define PHY_MODE_AN BIT(4)
896#define PHY_MODE_AC BIT(5)
897#define PHY_MODE_AX_24G BIT(6)
898#define PHY_MODE_AX_5G BIT(7)
899
900#define PHY_MODE_AX_6G BIT(0) /* phymode_ext */
901#define PHY_MODE_BE_24G BIT(1)
902#define PHY_MODE_BE_5G BIT(2)
903#define PHY_MODE_BE_6G BIT(3)
904
905#define MODE_CCK BIT(0)
906#define MODE_OFDM BIT(1)
907#define MODE_HT BIT(2)
908#define MODE_VHT BIT(3)
909#define MODE_HE BIT(4)
910#define MODE_EHT BIT(5)
911
912#define STA_CAP_WMM BIT(0)
913#define STA_CAP_SGI_20 BIT(4)
914#define STA_CAP_SGI_40 BIT(5)
915#define STA_CAP_TX_STBC BIT(6)
916#define STA_CAP_RX_STBC BIT(7)
917#define STA_CAP_VHT_SGI_80 BIT(16)
918#define STA_CAP_VHT_SGI_160 BIT(17)
919#define STA_CAP_VHT_TX_STBC BIT(18)
920#define STA_CAP_VHT_RX_STBC BIT(19)
921#define STA_CAP_VHT_LDPC BIT(23)
922#define STA_CAP_LDPC BIT(24)
923#define STA_CAP_HT BIT(26)
924#define STA_CAP_VHT BIT(27)
925#define STA_CAP_HE BIT(28)
926
927enum {
928 PHY_TYPE_HR_DSSS_INDEX = 0,
929 PHY_TYPE_ERP_INDEX,
930 PHY_TYPE_ERP_P2P_INDEX,
931 PHY_TYPE_OFDM_INDEX,
932 PHY_TYPE_HT_INDEX,
933 PHY_TYPE_VHT_INDEX,
934 PHY_TYPE_HE_INDEX,
935 PHY_TYPE_BE_INDEX,
936 PHY_TYPE_INDEX_NUM
937};
938
939#define HR_DSSS_ERP_BASIC_RATE GENMASK(3, 0)
940#define OFDM_BASIC_RATE (BIT(6) | BIT(8) | BIT(10))
941
942#define PHY_TYPE_BIT_HR_DSSS BIT(PHY_TYPE_HR_DSSS_INDEX)
943#define PHY_TYPE_BIT_ERP BIT(PHY_TYPE_ERP_INDEX)
944#define PHY_TYPE_BIT_OFDM BIT(PHY_TYPE_OFDM_INDEX)
945#define PHY_TYPE_BIT_HT BIT(PHY_TYPE_HT_INDEX)
946#define PHY_TYPE_BIT_VHT BIT(PHY_TYPE_VHT_INDEX)
947#define PHY_TYPE_BIT_HE BIT(PHY_TYPE_HE_INDEX)
948#define PHY_TYPE_BIT_BE BIT(PHY_TYPE_BE_INDEX)
949
950#define MT_WTBL_RATE_TX_MODE GENMASK(9, 6)
951#define MT_WTBL_RATE_MCS GENMASK(5, 0)
952#define MT_WTBL_RATE_NSS GENMASK(12, 10)
953#define MT_WTBL_RATE_HE_GI GENMASK(7, 4)
954#define MT_WTBL_RATE_GI GENMASK(3, 0)
955
956#define MT_WTBL_W5_CHANGE_BW_RATE GENMASK(7, 5)
957#define MT_WTBL_W5_SHORT_GI_20 BIT(8)
958#define MT_WTBL_W5_SHORT_GI_40 BIT(9)
959#define MT_WTBL_W5_SHORT_GI_80 BIT(10)
960#define MT_WTBL_W5_SHORT_GI_160 BIT(11)
961#define MT_WTBL_W5_BW_CAP GENMASK(13, 12)
962#define MT_WTBL_W5_MPDU_FAIL_COUNT GENMASK(25, 23)
963#define MT_WTBL_W5_MPDU_OK_COUNT GENMASK(28, 26)
964#define MT_WTBL_W5_RATE_IDX GENMASK(31, 29)
965
966enum {
967 WTBL_RESET_AND_SET = 1,
968 WTBL_SET,
969 WTBL_QUERY,
970 WTBL_RESET_ALL
971};
972
973enum {
974 MT_BA_TYPE_INVALID,
975 MT_BA_TYPE_ORIGINATOR,
976 MT_BA_TYPE_RECIPIENT
977};
978
979enum {
980 RST_BA_MAC_TID_MATCH,
981 RST_BA_MAC_MATCH,
982 RST_BA_NO_MATCH
983};
984
985enum {
986 DEV_INFO_ACTIVE,
987 DEV_INFO_MAX_NUM
988};
989
990/* event table */
991enum {
992 MCU_EVENT_TARGET_ADDRESS_LEN = 0x01,
993 MCU_EVENT_FW_START = 0x01,
994 MCU_EVENT_GENERIC = 0x01,
995 MCU_EVENT_ACCESS_REG = 0x02,
996 MCU_EVENT_MT_PATCH_SEM = 0x04,
997 MCU_EVENT_REG_ACCESS = 0x05,
998 MCU_EVENT_LP_INFO = 0x07,
999 MCU_EVENT_SCAN_DONE = 0x0d,
1000 MCU_EVENT_TX_DONE = 0x0f,
1001 MCU_EVENT_ROC = 0x10,
1002 MCU_EVENT_BSS_ABSENCE = 0x11,
1003 MCU_EVENT_BSS_BEACON_LOSS = 0x13,
1004 MCU_EVENT_CH_PRIVILEGE = 0x18,
1005 MCU_EVENT_SCHED_SCAN_DONE = 0x23,
1006 MCU_EVENT_DBG_MSG = 0x27,
1007 MCU_EVENT_TXPWR = 0xd0,
1008 MCU_EVENT_EXT = 0xed,
1009 MCU_EVENT_RESTART_DL = 0xef,
1010 MCU_EVENT_COREDUMP = 0xf0,
1011};
1012
1013/* ext event table */
1014enum {
1015 MCU_EXT_EVENT_PS_SYNC = 0x5,
1016 MCU_EXT_EVENT_FW_LOG_2_HOST = 0x13,
1017 MCU_EXT_EVENT_THERMAL_PROTECT = 0x22,
1018 MCU_EXT_EVENT_ASSERT_DUMP = 0x23,
1019 MCU_EXT_EVENT_RDD_REPORT = 0x3a,
1020 MCU_EXT_EVENT_CSA_NOTIFY = 0x4f,
1021 MCU_EXT_EVENT_WA_TX_STAT = 0x74,
1022 MCU_EXT_EVENT_BCC_NOTIFY = 0x75,
1023 MCU_EXT_EVENT_MURU_CTRL = 0x9f,
1024};
1025
1026/* unified event table */
1027enum {
1028 MCU_UNI_EVENT_RESULT = 0x01,
1029 MCU_UNI_EVENT_FW_LOG_2_HOST = 0x04,
1030 MCU_UNI_EVENT_ACCESS_REG = 0x6,
1031 MCU_UNI_EVENT_IE_COUNTDOWN = 0x09,
1032 MCU_UNI_EVENT_COREDUMP = 0x0a,
1033 MCU_UNI_EVENT_BSS_BEACON_LOSS = 0x0c,
1034 MCU_UNI_EVENT_SCAN_DONE = 0x0e,
1035 MCU_UNI_EVENT_RDD_REPORT = 0x11,
1036 MCU_UNI_EVENT_ROC = 0x27,
1037 MCU_UNI_EVENT_TX_DONE = 0x2d,
1038 MCU_UNI_EVENT_THERMAL = 0x35,
1039 MCU_UNI_EVENT_NIC_CAPAB = 0x43,
1040 MCU_UNI_EVENT_WED_RRO = 0x57,
1041 MCU_UNI_EVENT_PER_STA_INFO = 0x6d,
1042 MCU_UNI_EVENT_ALL_STA_INFO = 0x6e,
1043};
1044
1045#define MCU_UNI_CMD_EVENT BIT(1)
1046#define MCU_UNI_CMD_UNSOLICITED_EVENT BIT(2)
1047
1048enum {
1049 MCU_Q_QUERY,
1050 MCU_Q_SET,
1051 MCU_Q_RESERVED,
1052 MCU_Q_NA
1053};
1054
1055enum {
1056 MCU_S2D_H2N,
1057 MCU_S2D_C2N,
1058 MCU_S2D_H2C,
1059 MCU_S2D_H2CN
1060};
1061
1062enum {
1063 PATCH_NOT_DL_SEM_FAIL,
1064 PATCH_IS_DL,
1065 PATCH_NOT_DL_SEM_SUCCESS,
1066 PATCH_REL_SEM_SUCCESS
1067};
1068
1069enum {
1070 FW_STATE_INITIAL,
1071 FW_STATE_FW_DOWNLOAD,
1072 FW_STATE_NORMAL_OPERATION,
1073 FW_STATE_NORMAL_TRX,
1074 FW_STATE_RDY = 7
1075};
1076
1077enum {
1078 CH_SWITCH_NORMAL = 0,
1079 CH_SWITCH_SCAN = 3,
1080 CH_SWITCH_MCC = 4,
1081 CH_SWITCH_DFS = 5,
1082 CH_SWITCH_BACKGROUND_SCAN_START = 6,
1083 CH_SWITCH_BACKGROUND_SCAN_RUNNING = 7,
1084 CH_SWITCH_BACKGROUND_SCAN_STOP = 8,
1085 CH_SWITCH_SCAN_BYPASS_DPD = 9
1086};
1087
1088enum {
1089 THERMAL_SENSOR_TEMP_QUERY,
1090 THERMAL_SENSOR_MANUAL_CTRL,
1091 THERMAL_SENSOR_INFO_QUERY,
1092 THERMAL_SENSOR_TASK_CTRL,
1093};
1094
1095enum mcu_cipher_type {
1096 MCU_CIPHER_NONE = 0,
1097 MCU_CIPHER_WEP40,
1098 MCU_CIPHER_WEP104,
1099 MCU_CIPHER_WEP128,
1100 MCU_CIPHER_TKIP,
1101 MCU_CIPHER_AES_CCMP,
1102 MCU_CIPHER_CCMP_256,
1103 MCU_CIPHER_GCMP,
1104 MCU_CIPHER_GCMP_256,
1105 MCU_CIPHER_WAPI,
1106 MCU_CIPHER_BIP_CMAC_128,
1107 MCU_CIPHER_BIP_CMAC_256,
1108 MCU_CIPHER_BCN_PROT_CMAC_128,
1109 MCU_CIPHER_BCN_PROT_CMAC_256,
1110 MCU_CIPHER_BCN_PROT_GMAC_128,
1111 MCU_CIPHER_BCN_PROT_GMAC_256,
1112 MCU_CIPHER_BIP_GMAC_128,
1113 MCU_CIPHER_BIP_GMAC_256,
1114};
1115
1116enum {
1117 EE_MODE_EFUSE,
1118 EE_MODE_BUFFER,
1119};
1120
1121enum {
1122 EE_FORMAT_BIN,
1123 EE_FORMAT_WHOLE,
1124 EE_FORMAT_MULTIPLE,
1125};
1126
1127enum {
1128 MCU_PHY_STATE_TX_RATE,
1129 MCU_PHY_STATE_RX_RATE,
1130 MCU_PHY_STATE_RSSI,
1131 MCU_PHY_STATE_CONTENTION_RX_RATE,
1132 MCU_PHY_STATE_OFDMLQ_CNINFO,
1133};
1134
1135#define MCU_CMD_ACK BIT(0)
1136#define MCU_CMD_UNI BIT(1)
1137#define MCU_CMD_SET BIT(2)
1138
1139#define MCU_CMD_UNI_EXT_ACK (MCU_CMD_ACK | MCU_CMD_UNI | \
1140 MCU_CMD_SET)
1141#define MCU_CMD_UNI_QUERY_ACK (MCU_CMD_ACK | MCU_CMD_UNI)
1142
1143#define __MCU_CMD_FIELD_ID GENMASK(7, 0)
1144#define __MCU_CMD_FIELD_EXT_ID GENMASK(15, 8)
1145#define __MCU_CMD_FIELD_QUERY BIT(16)
1146#define __MCU_CMD_FIELD_UNI BIT(17)
1147#define __MCU_CMD_FIELD_CE BIT(18)
1148#define __MCU_CMD_FIELD_WA BIT(19)
1149#define __MCU_CMD_FIELD_WM BIT(20)
1150
1151#define MCU_CMD(_t) FIELD_PREP(__MCU_CMD_FIELD_ID, \
1152 MCU_CMD_##_t)
1153#define MCU_EXT_CMD(_t) (MCU_CMD(EXT_CID) | \
1154 FIELD_PREP(__MCU_CMD_FIELD_EXT_ID, \
1155 MCU_EXT_CMD_##_t))
1156#define MCU_EXT_QUERY(_t) (MCU_EXT_CMD(_t) | __MCU_CMD_FIELD_QUERY)
1157#define MCU_UNI_CMD(_t) (__MCU_CMD_FIELD_UNI | \
1158 FIELD_PREP(__MCU_CMD_FIELD_ID, \
1159 MCU_UNI_CMD_##_t))
1160#define MCU_CE_CMD(_t) (__MCU_CMD_FIELD_CE | \
1161 FIELD_PREP(__MCU_CMD_FIELD_ID, \
1162 MCU_CE_CMD_##_t))
1163#define MCU_CE_QUERY(_t) (MCU_CE_CMD(_t) | __MCU_CMD_FIELD_QUERY)
1164
1165#define MCU_WA_CMD(_t) (MCU_CMD(_t) | __MCU_CMD_FIELD_WA)
1166#define MCU_WA_EXT_CMD(_t) (MCU_EXT_CMD(_t) | __MCU_CMD_FIELD_WA)
1167#define MCU_WA_PARAM_CMD(_t) (MCU_WA_CMD(WA_PARAM) | \
1168 FIELD_PREP(__MCU_CMD_FIELD_EXT_ID, \
1169 MCU_WA_PARAM_CMD_##_t))
1170
1171#define MCU_WM_UNI_CMD(_t) (MCU_UNI_CMD(_t) | \
1172 __MCU_CMD_FIELD_WM)
1173#define MCU_WM_UNI_CMD_QUERY(_t) (MCU_UNI_CMD(_t) | \
1174 __MCU_CMD_FIELD_QUERY | \
1175 __MCU_CMD_FIELD_WM)
1176#define MCU_WA_UNI_CMD(_t) (MCU_UNI_CMD(_t) | \
1177 __MCU_CMD_FIELD_WA)
1178#define MCU_WMWA_UNI_CMD(_t) (MCU_WM_UNI_CMD(_t) | \
1179 __MCU_CMD_FIELD_WA)
1180
1181enum {
1182 MCU_EXT_CMD_EFUSE_ACCESS = 0x01,
1183 MCU_EXT_CMD_RF_REG_ACCESS = 0x02,
1184 MCU_EXT_CMD_RF_TEST = 0x04,
1185 MCU_EXT_CMD_PM_STATE_CTRL = 0x07,
1186 MCU_EXT_CMD_CHANNEL_SWITCH = 0x08,
1187 MCU_EXT_CMD_SET_TX_POWER_CTRL = 0x11,
1188 MCU_EXT_CMD_FW_LOG_2_HOST = 0x13,
1189 MCU_EXT_CMD_TXBF_ACTION = 0x1e,
1190 MCU_EXT_CMD_EFUSE_BUFFER_MODE = 0x21,
1191 MCU_EXT_CMD_THERMAL_PROT = 0x23,
1192 MCU_EXT_CMD_STA_REC_UPDATE = 0x25,
1193 MCU_EXT_CMD_BSS_INFO_UPDATE = 0x26,
1194 MCU_EXT_CMD_EDCA_UPDATE = 0x27,
1195 MCU_EXT_CMD_DEV_INFO_UPDATE = 0x2A,
1196 MCU_EXT_CMD_THERMAL_CTRL = 0x2c,
1197 MCU_EXT_CMD_WTBL_UPDATE = 0x32,
1198 MCU_EXT_CMD_SET_DRR_CTRL = 0x36,
1199 MCU_EXT_CMD_SET_RDD_CTRL = 0x3a,
1200 MCU_EXT_CMD_ATE_CTRL = 0x3d,
1201 MCU_EXT_CMD_PROTECT_CTRL = 0x3e,
1202 MCU_EXT_CMD_DBDC_CTRL = 0x45,
1203 MCU_EXT_CMD_MAC_INIT_CTRL = 0x46,
1204 MCU_EXT_CMD_RX_HDR_TRANS = 0x47,
1205 MCU_EXT_CMD_MUAR_UPDATE = 0x48,
1206 MCU_EXT_CMD_BCN_OFFLOAD = 0x49,
1207 MCU_EXT_CMD_RX_AIRTIME_CTRL = 0x4a,
1208 MCU_EXT_CMD_SET_RX_PATH = 0x4e,
1209 MCU_EXT_CMD_EFUSE_FREE_BLOCK = 0x4f,
1210 MCU_EXT_CMD_TX_POWER_FEATURE_CTRL = 0x58,
1211 MCU_EXT_CMD_RXDCOC_CAL = 0x59,
1212 MCU_EXT_CMD_GET_MIB_INFO = 0x5a,
1213 MCU_EXT_CMD_TXDPD_CAL = 0x60,
1214 MCU_EXT_CMD_CAL_CACHE = 0x67,
1215 MCU_EXT_CMD_RED_ENABLE = 0x68,
1216 MCU_EXT_CMD_SET_RADAR_TH = 0x7c,
1217 MCU_EXT_CMD_SET_RDD_PATTERN = 0x7d,
1218 MCU_EXT_CMD_MWDS_SUPPORT = 0x80,
1219 MCU_EXT_CMD_SET_SER_TRIGGER = 0x81,
1220 MCU_EXT_CMD_TWT_AGRT_UPDATE = 0x94,
1221 MCU_EXT_CMD_FW_DBG_CTRL = 0x95,
1222 MCU_EXT_CMD_OFFCH_SCAN_CTRL = 0x9a,
1223 MCU_EXT_CMD_SET_RDD_TH = 0x9d,
1224 MCU_EXT_CMD_MURU_CTRL = 0x9f,
1225 MCU_EXT_CMD_SET_SPR = 0xa8,
1226 MCU_EXT_CMD_GROUP_PRE_CAL_INFO = 0xab,
1227 MCU_EXT_CMD_DPD_PRE_CAL_INFO = 0xac,
1228 MCU_EXT_CMD_PHY_STAT_INFO = 0xad,
1229};
1230
1231enum {
1232 MCU_UNI_CMD_DEV_INFO_UPDATE = 0x01,
1233 MCU_UNI_CMD_BSS_INFO_UPDATE = 0x02,
1234 MCU_UNI_CMD_STA_REC_UPDATE = 0x03,
1235 MCU_UNI_CMD_EDCA_UPDATE = 0x04,
1236 MCU_UNI_CMD_SUSPEND = 0x05,
1237 MCU_UNI_CMD_OFFLOAD = 0x06,
1238 MCU_UNI_CMD_HIF_CTRL = 0x07,
1239 MCU_UNI_CMD_BAND_CONFIG = 0x08,
1240 MCU_UNI_CMD_REPT_MUAR = 0x09,
1241 MCU_UNI_CMD_WSYS_CONFIG = 0x0b,
1242 MCU_UNI_CMD_REG_ACCESS = 0x0d,
1243 MCU_UNI_CMD_CHIP_CONFIG = 0x0e,
1244 MCU_UNI_CMD_POWER_CTRL = 0x0f,
1245 MCU_UNI_CMD_RX_HDR_TRANS = 0x12,
1246 MCU_UNI_CMD_SER = 0x13,
1247 MCU_UNI_CMD_TWT = 0x14,
1248 MCU_UNI_CMD_SET_DOMAIN_INFO = 0x15,
1249 MCU_UNI_CMD_SCAN_REQ = 0x16,
1250 MCU_UNI_CMD_RDD_CTRL = 0x19,
1251 MCU_UNI_CMD_GET_MIB_INFO = 0x22,
1252 MCU_UNI_CMD_GET_STAT_INFO = 0x23,
1253 MCU_UNI_CMD_SNIFFER = 0x24,
1254 MCU_UNI_CMD_SR = 0x25,
1255 MCU_UNI_CMD_ROC = 0x27,
1256 MCU_UNI_CMD_SET_DBDC_PARMS = 0x28,
1257 MCU_UNI_CMD_TXPOWER = 0x2b,
1258 MCU_UNI_CMD_SET_POWER_LIMIT = 0x2c,
1259 MCU_UNI_CMD_EFUSE_CTRL = 0x2d,
1260 MCU_UNI_CMD_RA = 0x2f,
1261 MCU_UNI_CMD_MURU = 0x31,
1262 MCU_UNI_CMD_BF = 0x33,
1263 MCU_UNI_CMD_CHANNEL_SWITCH = 0x34,
1264 MCU_UNI_CMD_THERMAL = 0x35,
1265 MCU_UNI_CMD_VOW = 0x37,
1266 MCU_UNI_CMD_FIXED_RATE_TABLE = 0x40,
1267 MCU_UNI_CMD_RRO = 0x57,
1268 MCU_UNI_CMD_OFFCH_SCAN_CTRL = 0x58,
1269 MCU_UNI_CMD_PER_STA_INFO = 0x6d,
1270 MCU_UNI_CMD_ALL_STA_INFO = 0x6e,
1271 MCU_UNI_CMD_ASSERT_DUMP = 0x6f,
1272};
1273
1274enum {
1275 MCU_CMD_TARGET_ADDRESS_LEN_REQ = 0x01,
1276 MCU_CMD_FW_START_REQ = 0x02,
1277 MCU_CMD_INIT_ACCESS_REG = 0x3,
1278 MCU_CMD_NIC_POWER_CTRL = 0x4,
1279 MCU_CMD_PATCH_START_REQ = 0x05,
1280 MCU_CMD_PATCH_FINISH_REQ = 0x07,
1281 MCU_CMD_PATCH_SEM_CONTROL = 0x10,
1282 MCU_CMD_WA_PARAM = 0xc4,
1283 MCU_CMD_EXT_CID = 0xed,
1284 MCU_CMD_FW_SCATTER = 0xee,
1285 MCU_CMD_RESTART_DL_REQ = 0xef,
1286};
1287
1288/* offload mcu commands */
1289enum {
1290 MCU_CE_CMD_TEST_CTRL = 0x01,
1291 MCU_CE_CMD_START_HW_SCAN = 0x03,
1292 MCU_CE_CMD_SET_PS_PROFILE = 0x05,
1293 MCU_CE_CMD_SET_RX_FILTER = 0x0a,
1294 MCU_CE_CMD_SET_CHAN_DOMAIN = 0x0f,
1295 MCU_CE_CMD_SET_BSS_CONNECTED = 0x16,
1296 MCU_CE_CMD_SET_BSS_ABORT = 0x17,
1297 MCU_CE_CMD_CANCEL_HW_SCAN = 0x1b,
1298 MCU_CE_CMD_SET_ROC = 0x1c,
1299 MCU_CE_CMD_SET_EDCA_PARMS = 0x1d,
1300 MCU_CE_CMD_SET_P2P_OPPPS = 0x33,
1301 MCU_CE_CMD_SET_CLC = 0x5c,
1302 MCU_CE_CMD_SET_RATE_TX_POWER = 0x5d,
1303 MCU_CE_CMD_SCHED_SCAN_ENABLE = 0x61,
1304 MCU_CE_CMD_SCHED_SCAN_REQ = 0x62,
1305 MCU_CE_CMD_GET_NIC_CAPAB = 0x8a,
1306 MCU_CE_CMD_SET_MU_EDCA_PARMS = 0xb0,
1307 MCU_CE_CMD_REG_WRITE = 0xc0,
1308 MCU_CE_CMD_REG_READ = 0xc0,
1309 MCU_CE_CMD_CHIP_CONFIG = 0xca,
1310 MCU_CE_CMD_FWLOG_2_HOST = 0xc5,
1311 MCU_CE_CMD_GET_WTBL = 0xcd,
1312 MCU_CE_CMD_GET_TXPWR = 0xd0,
1313};
1314
1315enum {
1316 PATCH_SEM_RELEASE,
1317 PATCH_SEM_GET
1318};
1319
1320enum {
1321 UNI_BSS_INFO_BASIC = 0,
1322 UNI_BSS_INFO_RA = 1,
1323 UNI_BSS_INFO_RLM = 2,
1324 UNI_BSS_INFO_BSS_COLOR = 4,
1325 UNI_BSS_INFO_HE_BASIC = 5,
1326 UNI_BSS_INFO_11V_MBSSID = 6,
1327 UNI_BSS_INFO_BCN_CONTENT = 7,
1328 UNI_BSS_INFO_BCN_CSA = 8,
1329 UNI_BSS_INFO_BCN_BCC = 9,
1330 UNI_BSS_INFO_BCN_MBSSID = 10,
1331 UNI_BSS_INFO_RATE = 11,
1332 UNI_BSS_INFO_QBSS = 15,
1333 UNI_BSS_INFO_SEC = 16,
1334 UNI_BSS_INFO_BCN_PROT = 17,
1335 UNI_BSS_INFO_TXCMD = 18,
1336 UNI_BSS_INFO_UAPSD = 19,
1337 UNI_BSS_INFO_PS = 21,
1338 UNI_BSS_INFO_BCNFT = 22,
1339 UNI_BSS_INFO_IFS_TIME = 23,
1340 UNI_BSS_INFO_OFFLOAD = 25,
1341 UNI_BSS_INFO_MLD = 26,
1342 UNI_BSS_INFO_PM_DISABLE = 27,
1343};
1344
1345enum {
1346 UNI_OFFLOAD_OFFLOAD_ARP,
1347 UNI_OFFLOAD_OFFLOAD_ND,
1348 UNI_OFFLOAD_OFFLOAD_GTK_REKEY,
1349 UNI_OFFLOAD_OFFLOAD_BMC_RPY_DETECT,
1350};
1351
1352enum UNI_ALL_STA_INFO_TAG {
1353 UNI_ALL_STA_TXRX_RATE,
1354 UNI_ALL_STA_TX_STAT,
1355 UNI_ALL_STA_TXRX_ADM_STAT,
1356 UNI_ALL_STA_TXRX_AIR_TIME,
1357 UNI_ALL_STA_DATA_TX_RETRY_COUNT,
1358 UNI_ALL_STA_GI_MODE,
1359 UNI_ALL_STA_TXRX_MSDU_COUNT,
1360 UNI_ALL_STA_MAX_NUM
1361};
1362
1363enum {
1364 MT_NIC_CAP_TX_RESOURCE,
1365 MT_NIC_CAP_TX_EFUSE_ADDR,
1366 MT_NIC_CAP_COEX,
1367 MT_NIC_CAP_SINGLE_SKU,
1368 MT_NIC_CAP_CSUM_OFFLOAD,
1369 MT_NIC_CAP_HW_VER,
1370 MT_NIC_CAP_SW_VER,
1371 MT_NIC_CAP_MAC_ADDR,
1372 MT_NIC_CAP_PHY,
1373 MT_NIC_CAP_MAC,
1374 MT_NIC_CAP_FRAME_BUF,
1375 MT_NIC_CAP_BEAM_FORM,
1376 MT_NIC_CAP_LOCATION,
1377 MT_NIC_CAP_MUMIMO,
1378 MT_NIC_CAP_BUFFER_MODE_INFO,
1379 MT_NIC_CAP_HW_ADIE_VERSION = 0x14,
1380 MT_NIC_CAP_ANTSWP = 0x16,
1381 MT_NIC_CAP_WFDMA_REALLOC,
1382 MT_NIC_CAP_6G,
1383 MT_NIC_CAP_CHIP_CAP = 0x20,
1384};
1385
1386#define UNI_WOW_DETECT_TYPE_MAGIC BIT(0)
1387#define UNI_WOW_DETECT_TYPE_ANY BIT(1)
1388#define UNI_WOW_DETECT_TYPE_DISCONNECT BIT(2)
1389#define UNI_WOW_DETECT_TYPE_GTK_REKEY_FAIL BIT(3)
1390#define UNI_WOW_DETECT_TYPE_BCN_LOST BIT(4)
1391#define UNI_WOW_DETECT_TYPE_SCH_SCAN_HIT BIT(5)
1392#define UNI_WOW_DETECT_TYPE_BITMAP BIT(6)
1393
1394enum {
1395 UNI_SUSPEND_MODE_SETTING,
1396 UNI_SUSPEND_WOW_CTRL,
1397 UNI_SUSPEND_WOW_GPIO_PARAM,
1398 UNI_SUSPEND_WOW_WAKEUP_PORT,
1399 UNI_SUSPEND_WOW_PATTERN,
1400};
1401
1402enum {
1403 WOW_USB = 1,
1404 WOW_PCIE = 2,
1405 WOW_GPIO = 3,
1406};
1407
1408struct mt76_connac_bss_basic_tlv {
1409 __le16 tag;
1410 __le16 len;
1411 u8 active;
1412 u8 omac_idx;
1413 u8 hw_bss_idx;
1414 u8 band_idx;
1415 __le32 conn_type;
1416 u8 conn_state;
1417 u8 wmm_idx;
1418 u8 bssid[ETH_ALEN];
1419 __le16 bmc_tx_wlan_idx;
1420 __le16 bcn_interval;
1421 u8 dtim_period;
1422 u8 phymode; /* bit(0): A
1423 * bit(1): B
1424 * bit(2): G
1425 * bit(3): GN
1426 * bit(4): AN
1427 * bit(5): AC
1428 * bit(6): AX2
1429 * bit(7): AX5
1430 * bit(8): AX6
1431 */
1432 __le16 sta_idx;
1433 __le16 nonht_basic_phy;
1434 u8 phymode_ext; /* bit(0) AX_6G */
1435 u8 pad[1];
1436} __packed;
1437
1438struct mt76_connac_bss_qos_tlv {
1439 __le16 tag;
1440 __le16 len;
1441 u8 qos;
1442 u8 pad[3];
1443} __packed;
1444
1445struct mt76_connac_beacon_loss_event {
1446 u8 bss_idx;
1447 u8 reason;
1448 u8 pad[2];
1449} __packed;
1450
1451struct mt76_connac_mcu_bss_event {
1452 u8 bss_idx;
1453 u8 is_absent;
1454 u8 free_quota;
1455 u8 pad;
1456} __packed;
1457
1458struct mt76_connac_mcu_scan_ssid {
1459 __le32 ssid_len;
1460 u8 ssid[IEEE80211_MAX_SSID_LEN];
1461} __packed;
1462
1463struct mt76_connac_mcu_scan_channel {
1464 u8 band; /* 1: 2.4GHz
1465 * 2: 5.0GHz
1466 * Others: Reserved
1467 */
1468 u8 channel_num;
1469} __packed;
1470
1471struct mt76_connac_mcu_scan_match {
1472 __le32 rssi_th;
1473 u8 ssid[IEEE80211_MAX_SSID_LEN];
1474 u8 ssid_len;
1475 u8 rsv[3];
1476} __packed;
1477
1478struct mt76_connac_hw_scan_req {
1479 u8 seq_num;
1480 u8 bss_idx;
1481 u8 scan_type; /* 0: PASSIVE SCAN
1482 * 1: ACTIVE SCAN
1483 */
1484 u8 ssid_type; /* BIT(0) wildcard SSID
1485 * BIT(1) P2P wildcard SSID
1486 * BIT(2) specified SSID + wildcard SSID
1487 * BIT(2) + ssid_type_ext BIT(0) specified SSID only
1488 */
1489 u8 ssids_num;
1490 u8 probe_req_num; /* Number of probe request for each SSID */
1491 u8 scan_func; /* BIT(0) Enable random MAC scan
1492 * BIT(1) Disable DBDC scan type 1~3.
1493 * BIT(2) Use DBDC scan type 3 (dedicated one RF to scan).
1494 */
1495 u8 version; /* 0: Not support fields after ies.
1496 * 1: Support fields after ies.
1497 */
1498 struct mt76_connac_mcu_scan_ssid ssids[4];
1499 __le16 probe_delay_time;
1500 __le16 channel_dwell_time; /* channel Dwell interval */
1501 __le16 timeout_value;
1502 u8 channel_type; /* 0: Full channels
1503 * 1: Only 2.4GHz channels
1504 * 2: Only 5GHz channels
1505 * 3: P2P social channel only (channel #1, #6 and #11)
1506 * 4: Specified channels
1507 * Others: Reserved
1508 */
1509 u8 channels_num; /* valid when channel_type is 4 */
1510 /* valid when channels_num is set */
1511 struct mt76_connac_mcu_scan_channel channels[32];
1512 __le16 ies_len;
1513 u8 ies[MT76_CONNAC_SCAN_IE_LEN];
1514 /* following fields are valid if version > 0 */
1515 u8 ext_channels_num;
1516 u8 ext_ssids_num;
1517 __le16 channel_min_dwell_time;
1518 struct mt76_connac_mcu_scan_channel ext_channels[32];
1519 struct mt76_connac_mcu_scan_ssid ext_ssids[6];
1520 u8 bssid[ETH_ALEN];
1521 u8 random_mac[ETH_ALEN]; /* valid when BIT(1) in scan_func is set. */
1522 u8 pad[63];
1523 u8 ssid_type_ext;
1524} __packed;
1525
1526#define MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM 64
1527
1528struct mt76_connac_hw_scan_done {
1529 u8 seq_num;
1530 u8 sparse_channel_num;
1531 struct mt76_connac_mcu_scan_channel sparse_channel;
1532 u8 complete_channel_num;
1533 u8 current_state;
1534 u8 version;
1535 u8 pad;
1536 __le32 beacon_scan_num;
1537 u8 pno_enabled;
1538 u8 pad2[3];
1539 u8 sparse_channel_valid_num;
1540 u8 pad3[3];
1541 u8 channel_num[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];
1542 /* idle format for channel_idle_time
1543 * 0: first bytes: idle time(ms) 2nd byte: dwell time(ms)
1544 * 1: first bytes: idle time(8ms) 2nd byte: dwell time(8ms)
1545 * 2: dwell time (16us)
1546 */
1547 __le16 channel_idle_time[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];
1548 /* beacon and probe response count */
1549 u8 beacon_probe_num[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];
1550 u8 mdrdy_count[MT76_CONNAC_SCAN_DONE_EVENT_MAX_CHANNEL_NUM];
1551 __le32 beacon_2g_num;
1552 __le32 beacon_5g_num;
1553} __packed;
1554
1555struct mt76_connac_sched_scan_req {
1556 u8 version;
1557 u8 seq_num;
1558 u8 stop_on_match;
1559 u8 ssids_num;
1560 u8 match_num;
1561 u8 pad;
1562 __le16 ie_len;
1563 struct mt76_connac_mcu_scan_ssid ssids[MT76_CONNAC_MAX_SCHED_SCAN_SSID];
1564 struct mt76_connac_mcu_scan_match match[MT76_CONNAC_MAX_SCAN_MATCH];
1565 u8 channel_type;
1566 u8 channels_num;
1567 u8 intervals_num;
1568 u8 scan_func; /* MT7663: BIT(0) eable random mac address */
1569 struct mt76_connac_mcu_scan_channel channels[64];
1570 __le16 intervals[MT76_CONNAC_MAX_NUM_SCHED_SCAN_INTERVAL];
1571 union {
1572 struct {
1573 u8 random_mac[ETH_ALEN];
1574 u8 pad2[58];
1575 } mt7663;
1576 struct {
1577 u8 bss_idx;
1578 u8 pad1[3];
1579 __le32 delay;
1580 u8 pad2[12];
1581 u8 random_mac[ETH_ALEN];
1582 u8 pad3[38];
1583 } mt7921;
1584 };
1585} __packed;
1586
1587struct mt76_connac_sched_scan_done {
1588 u8 seq_num;
1589 u8 status; /* 0: ssid found */
1590 __le16 pad;
1591} __packed;
1592
1593struct bss_info_uni_bss_color {
1594 __le16 tag;
1595 __le16 len;
1596 u8 enable;
1597 u8 bss_color;
1598 u8 rsv[2];
1599} __packed;
1600
1601struct bss_info_uni_he {
1602 __le16 tag;
1603 __le16 len;
1604 __le16 he_rts_thres;
1605 u8 he_pe_duration;
1606 u8 su_disable;
1607 __le16 max_nss_mcs[CMD_HE_MCS_BW_NUM];
1608 u8 rsv[2];
1609} __packed;
1610
1611struct bss_info_uni_mbssid {
1612 __le16 tag;
1613 __le16 len;
1614 u8 max_indicator;
1615 u8 mbss_idx;
1616 u8 tx_bss_omac_idx;
1617 u8 rsv;
1618} __packed;
1619
1620struct mt76_connac_gtk_rekey_tlv {
1621 __le16 tag;
1622 __le16 len;
1623 u8 kek[NL80211_KEK_LEN];
1624 u8 kck[NL80211_KCK_LEN];
1625 u8 replay_ctr[NL80211_REPLAY_CTR_LEN];
1626 u8 rekey_mode; /* 0: rekey offload enable
1627 * 1: rekey offload disable
1628 * 2: rekey update
1629 */
1630 u8 keyid;
1631 u8 option; /* 1: rekey data update without enabling offload */
1632 u8 pad[1];
1633 __le32 proto; /* WPA-RSN-WAPI-OPSN */
1634 __le32 pairwise_cipher;
1635 __le32 group_cipher;
1636 __le32 key_mgmt; /* NONE-PSK-IEEE802.1X */
1637 __le32 mgmt_group_cipher;
1638 u8 reserverd[4];
1639} __packed;
1640
1641#define MT76_CONNAC_WOW_MASK_MAX_LEN 16
1642#define MT76_CONNAC_WOW_PATTEN_MAX_LEN 128
1643
1644struct mt76_connac_wow_pattern_tlv {
1645 __le16 tag;
1646 __le16 len;
1647 u8 index; /* pattern index */
1648 u8 enable; /* 0: disable
1649 * 1: enable
1650 */
1651 u8 data_len; /* pattern length */
1652 u8 pad;
1653 u8 mask[MT76_CONNAC_WOW_MASK_MAX_LEN];
1654 u8 pattern[MT76_CONNAC_WOW_PATTEN_MAX_LEN];
1655 u8 rsv[4];
1656} __packed;
1657
1658struct mt76_connac_wow_ctrl_tlv {
1659 __le16 tag;
1660 __le16 len;
1661 u8 cmd; /* 0x1: PM_WOWLAN_REQ_START
1662 * 0x2: PM_WOWLAN_REQ_STOP
1663 * 0x3: PM_WOWLAN_PARAM_CLEAR
1664 */
1665 u8 trigger; /* 0: NONE
1666 * BIT(0): NL80211_WOWLAN_TRIG_MAGIC_PKT
1667 * BIT(1): NL80211_WOWLAN_TRIG_ANY
1668 * BIT(2): NL80211_WOWLAN_TRIG_DISCONNECT
1669 * BIT(3): NL80211_WOWLAN_TRIG_GTK_REKEY_FAILURE
1670 * BIT(4): BEACON_LOST
1671 * BIT(5): NL80211_WOWLAN_TRIG_NET_DETECT
1672 */
1673 u8 wakeup_hif; /* 0x0: HIF_SDIO
1674 * 0x1: HIF_USB
1675 * 0x2: HIF_PCIE
1676 * 0x3: HIF_GPIO
1677 */
1678 u8 pad;
1679 u8 rsv[4];
1680} __packed;
1681
1682struct mt76_connac_wow_gpio_param_tlv {
1683 __le16 tag;
1684 __le16 len;
1685 u8 gpio_pin;
1686 u8 trigger_lvl;
1687 u8 pad[2];
1688 __le32 gpio_interval;
1689 u8 rsv[4];
1690} __packed;
1691
1692struct mt76_connac_arpns_tlv {
1693 __le16 tag;
1694 __le16 len;
1695 u8 mode;
1696 u8 ips_num;
1697 u8 option;
1698 u8 pad[1];
1699} __packed;
1700
1701struct mt76_connac_suspend_tlv {
1702 __le16 tag;
1703 __le16 len;
1704 u8 enable; /* 0: suspend mode disabled
1705 * 1: suspend mode enabled
1706 */
1707 u8 mdtim; /* LP parameter */
1708 u8 wow_suspend; /* 0: update by origin policy
1709 * 1: update by wow dtim
1710 */
1711 u8 pad[5];
1712} __packed;
1713
1714enum mt76_sta_info_state {
1715 MT76_STA_INFO_STATE_NONE,
1716 MT76_STA_INFO_STATE_AUTH,
1717 MT76_STA_INFO_STATE_ASSOC
1718};
1719
1720struct mt76_sta_cmd_info {
1721 struct ieee80211_sta *sta;
1722 struct mt76_wcid *wcid;
1723
1724 struct ieee80211_vif *vif;
1725
1726 bool offload_fw;
1727 bool enable;
1728 bool newly;
1729 int cmd;
1730 u8 rcpi;
1731 u8 state;
1732};
1733
1734#define MT_SKU_POWER_LIMIT 161
1735
1736struct mt76_connac_sku_tlv {
1737 u8 channel;
1738 s8 pwr_limit[MT_SKU_POWER_LIMIT];
1739} __packed;
1740
1741struct mt76_connac_tx_power_limit_tlv {
1742 /* DW0 - common info*/
1743 u8 ver;
1744 u8 pad0;
1745 __le16 len;
1746 /* DW1 - cmd hint */
1747 u8 n_chan; /* # channel */
1748 u8 band; /* 2.4GHz - 5GHz - 6GHz */
1749 u8 last_msg;
1750 u8 pad1;
1751 /* DW3 */
1752 u8 alpha2[4]; /* regulatory_request.alpha2 */
1753 u8 pad2[32];
1754} __packed;
1755
1756struct mt76_connac_config {
1757 __le16 id;
1758 u8 type;
1759 u8 resp_type;
1760 __le16 data_size;
1761 __le16 resv;
1762 u8 data[320];
1763} __packed;
1764
1765struct mt76_connac_mcu_uni_event {
1766 u8 cid;
1767 u8 pad[3];
1768 __le32 status; /* 0: success, others: fail */
1769} __packed;
1770
1771struct mt76_connac_mcu_reg_event {
1772 __le32 reg;
1773 __le32 val;
1774} __packed;
1775
1776static inline enum mcu_cipher_type
1777mt76_connac_mcu_get_cipher(int cipher)
1778{
1779 switch (cipher) {
1780 case WLAN_CIPHER_SUITE_WEP40:
1781 return MCU_CIPHER_WEP40;
1782 case WLAN_CIPHER_SUITE_WEP104:
1783 return MCU_CIPHER_WEP104;
1784 case WLAN_CIPHER_SUITE_TKIP:
1785 return MCU_CIPHER_TKIP;
1786 case WLAN_CIPHER_SUITE_AES_CMAC:
1787 return MCU_CIPHER_BIP_CMAC_128;
1788 case WLAN_CIPHER_SUITE_CCMP:
1789 return MCU_CIPHER_AES_CCMP;
1790 case WLAN_CIPHER_SUITE_CCMP_256:
1791 return MCU_CIPHER_CCMP_256;
1792 case WLAN_CIPHER_SUITE_GCMP:
1793 return MCU_CIPHER_GCMP;
1794 case WLAN_CIPHER_SUITE_GCMP_256:
1795 return MCU_CIPHER_GCMP_256;
1796 case WLAN_CIPHER_SUITE_BIP_GMAC_128:
1797 return MCU_CIPHER_BIP_GMAC_128;
1798 case WLAN_CIPHER_SUITE_BIP_GMAC_256:
1799 return MCU_CIPHER_BIP_GMAC_256;
1800 case WLAN_CIPHER_SUITE_BIP_CMAC_256:
1801 return MCU_CIPHER_BIP_CMAC_256;
1802 case WLAN_CIPHER_SUITE_SMS4:
1803 return MCU_CIPHER_WAPI;
1804 default:
1805 return MCU_CIPHER_NONE;
1806 }
1807}
1808
1809static inline u32
1810mt76_connac_mcu_gen_dl_mode(struct mt76_dev *dev, u8 feature_set, bool is_wa)
1811{
1812 u32 ret = 0;
1813
1814 ret |= feature_set & FW_FEATURE_SET_ENCRYPT ?
1815 DL_MODE_ENCRYPT | DL_MODE_RESET_SEC_IV : 0;
1816 if (is_mt7921(dev) || is_mt7925(dev))
1817 ret |= feature_set & FW_FEATURE_ENCRY_MODE ?
1818 DL_CONFIG_ENCRY_MODE_SEL : 0;
1819 ret |= FIELD_PREP(DL_MODE_KEY_IDX,
1820 FIELD_GET(FW_FEATURE_SET_KEY_IDX, feature_set));
1821 ret |= DL_MODE_NEED_RSP;
1822 ret |= is_wa ? DL_MODE_WORKING_PDA_CR4 : 0;
1823
1824 return ret;
1825}
1826
1827#define to_wcid_lo(id) FIELD_GET(GENMASK(7, 0), (u16)id)
1828#define to_wcid_hi(id) FIELD_GET(GENMASK(10, 8), (u16)id)
1829
1830static inline void
1831mt76_connac_mcu_get_wlan_idx(struct mt76_dev *dev, struct mt76_wcid *wcid,
1832 u8 *wlan_idx_lo, u8 *wlan_idx_hi)
1833{
1834 *wlan_idx_hi = 0;
1835
1836 if (!is_connac_v1(dev)) {
1837 *wlan_idx_lo = wcid ? to_wcid_lo(wcid->idx) : 0;
1838 *wlan_idx_hi = wcid ? to_wcid_hi(wcid->idx) : 0;
1839 } else {
1840 *wlan_idx_lo = wcid ? wcid->idx : 0;
1841 }
1842}
1843
1844struct sk_buff *
1845__mt76_connac_mcu_alloc_sta_req(struct mt76_dev *dev, struct mt76_vif *mvif,
1846 struct mt76_wcid *wcid, int len);
1847static inline struct sk_buff *
1848mt76_connac_mcu_alloc_sta_req(struct mt76_dev *dev, struct mt76_vif *mvif,
1849 struct mt76_wcid *wcid)
1850{
1851 return __mt76_connac_mcu_alloc_sta_req(dev, mvif, wcid,
1852 MT76_CONNAC_STA_UPDATE_MAX_SIZE);
1853}
1854
1855struct wtbl_req_hdr *
1856mt76_connac_mcu_alloc_wtbl_req(struct mt76_dev *dev, struct mt76_wcid *wcid,
1857 int cmd, void *sta_wtbl, struct sk_buff **skb);
1858struct tlv *mt76_connac_mcu_add_nested_tlv(struct sk_buff *skb, int tag,
1859 int len, void *sta_ntlv,
1860 void *sta_wtbl);
1861static inline struct tlv *
1862mt76_connac_mcu_add_tlv(struct sk_buff *skb, int tag, int len)
1863{
1864 return mt76_connac_mcu_add_nested_tlv(skb, tag, len, sta_ntlv: skb->data, NULL);
1865}
1866
1867int mt76_connac_mcu_set_channel_domain(struct mt76_phy *phy);
1868int mt76_connac_mcu_set_vif_ps(struct mt76_dev *dev, struct ieee80211_vif *vif);
1869void mt76_connac_mcu_sta_basic_tlv(struct mt76_dev *dev, struct sk_buff *skb,
1870 struct ieee80211_vif *vif,
1871 struct ieee80211_sta *sta, bool enable,
1872 bool newly);
1873void mt76_connac_mcu_wtbl_generic_tlv(struct mt76_dev *dev, struct sk_buff *skb,
1874 struct ieee80211_vif *vif,
1875 struct ieee80211_sta *sta, void *sta_wtbl,
1876 void *wtbl_tlv);
1877void mt76_connac_mcu_wtbl_hdr_trans_tlv(struct sk_buff *skb,
1878 struct ieee80211_vif *vif,
1879 struct mt76_wcid *wcid,
1880 void *sta_wtbl, void *wtbl_tlv);
1881int mt76_connac_mcu_sta_update_hdr_trans(struct mt76_dev *dev,
1882 struct ieee80211_vif *vif,
1883 struct mt76_wcid *wcid, int cmd);
1884void mt76_connac_mcu_sta_he_tlv_v2(struct sk_buff *skb, struct ieee80211_sta *sta);
1885u8 mt76_connac_get_phy_mode_v2(struct mt76_phy *mphy, struct ieee80211_vif *vif,
1886 enum nl80211_band band, struct ieee80211_sta *sta);
1887int mt76_connac_mcu_wtbl_update_hdr_trans(struct mt76_dev *dev,
1888 struct ieee80211_vif *vif,
1889 struct ieee80211_sta *sta);
1890void mt76_connac_mcu_sta_tlv(struct mt76_phy *mphy, struct sk_buff *skb,
1891 struct ieee80211_sta *sta,
1892 struct ieee80211_vif *vif,
1893 u8 rcpi, u8 state);
1894void mt76_connac_mcu_wtbl_ht_tlv(struct mt76_dev *dev, struct sk_buff *skb,
1895 struct ieee80211_sta *sta, void *sta_wtbl,
1896 void *wtbl_tlv, bool ht_ldpc, bool vht_ldpc);
1897void mt76_connac_mcu_wtbl_ba_tlv(struct mt76_dev *dev, struct sk_buff *skb,
1898 struct ieee80211_ampdu_params *params,
1899 bool enable, bool tx, void *sta_wtbl,
1900 void *wtbl_tlv);
1901void mt76_connac_mcu_sta_ba_tlv(struct sk_buff *skb,
1902 struct ieee80211_ampdu_params *params,
1903 bool enable, bool tx);
1904int mt76_connac_mcu_uni_add_dev(struct mt76_phy *phy,
1905 struct ieee80211_vif *vif,
1906 struct mt76_wcid *wcid,
1907 bool enable);
1908int mt76_connac_mcu_sta_ba(struct mt76_dev *dev, struct mt76_vif *mvif,
1909 struct ieee80211_ampdu_params *params,
1910 int cmd, bool enable, bool tx);
1911int mt76_connac_mcu_uni_set_chctx(struct mt76_phy *phy,
1912 struct mt76_vif *vif,
1913 struct ieee80211_chanctx_conf *ctx);
1914int mt76_connac_mcu_uni_add_bss(struct mt76_phy *phy,
1915 struct ieee80211_vif *vif,
1916 struct mt76_wcid *wcid,
1917 bool enable,
1918 struct ieee80211_chanctx_conf *ctx);
1919int mt76_connac_mcu_sta_cmd(struct mt76_phy *phy,
1920 struct mt76_sta_cmd_info *info);
1921void mt76_connac_mcu_beacon_loss_iter(void *priv, u8 *mac,
1922 struct ieee80211_vif *vif);
1923int mt76_connac_mcu_set_rts_thresh(struct mt76_dev *dev, u32 val, u8 band);
1924int mt76_connac_mcu_set_mac_enable(struct mt76_dev *dev, int band, bool enable,
1925 bool hdr_trans);
1926int mt76_connac_mcu_init_download(struct mt76_dev *dev, u32 addr, u32 len,
1927 u32 mode);
1928int mt76_connac_mcu_start_patch(struct mt76_dev *dev);
1929int mt76_connac_mcu_patch_sem_ctrl(struct mt76_dev *dev, bool get);
1930int mt76_connac_mcu_start_firmware(struct mt76_dev *dev, u32 addr, u32 option);
1931
1932int mt76_connac_mcu_hw_scan(struct mt76_phy *phy, struct ieee80211_vif *vif,
1933 struct ieee80211_scan_request *scan_req);
1934int mt76_connac_mcu_cancel_hw_scan(struct mt76_phy *phy,
1935 struct ieee80211_vif *vif);
1936int mt76_connac_mcu_sched_scan_req(struct mt76_phy *phy,
1937 struct ieee80211_vif *vif,
1938 struct cfg80211_sched_scan_request *sreq);
1939int mt76_connac_mcu_sched_scan_enable(struct mt76_phy *phy,
1940 struct ieee80211_vif *vif,
1941 bool enable);
1942int mt76_connac_mcu_update_arp_filter(struct mt76_dev *dev,
1943 struct mt76_vif *vif,
1944 struct ieee80211_bss_conf *info);
1945int mt76_connac_mcu_set_gtk_rekey(struct mt76_dev *dev, struct ieee80211_vif *vif,
1946 bool suspend);
1947int mt76_connac_mcu_set_wow_ctrl(struct mt76_phy *phy, struct ieee80211_vif *vif,
1948 bool suspend, struct cfg80211_wowlan *wowlan);
1949int mt76_connac_mcu_update_gtk_rekey(struct ieee80211_hw *hw,
1950 struct ieee80211_vif *vif,
1951 struct cfg80211_gtk_rekey_data *key);
1952int mt76_connac_mcu_set_suspend_mode(struct mt76_dev *dev,
1953 struct ieee80211_vif *vif,
1954 bool enable, u8 mdtim,
1955 bool wow_suspend);
1956int mt76_connac_mcu_set_hif_suspend(struct mt76_dev *dev, bool suspend);
1957void mt76_connac_mcu_set_suspend_iter(void *priv, u8 *mac,
1958 struct ieee80211_vif *vif);
1959int mt76_connac_sta_state_dp(struct mt76_dev *dev,
1960 enum ieee80211_sta_state old_state,
1961 enum ieee80211_sta_state new_state);
1962int mt76_connac_mcu_chip_config(struct mt76_dev *dev);
1963int mt76_connac_mcu_set_deep_sleep(struct mt76_dev *dev, bool enable);
1964void mt76_connac_mcu_coredump_event(struct mt76_dev *dev, struct sk_buff *skb,
1965 struct mt76_connac_coredump *coredump);
1966s8 mt76_connac_get_ch_power(struct mt76_phy *phy,
1967 struct ieee80211_channel *chan,
1968 s8 target_power);
1969int mt76_connac_mcu_set_rate_txpower(struct mt76_phy *phy);
1970int mt76_connac_mcu_set_p2p_oppps(struct ieee80211_hw *hw,
1971 struct ieee80211_vif *vif);
1972u32 mt76_connac_mcu_reg_rr(struct mt76_dev *dev, u32 offset);
1973void mt76_connac_mcu_reg_wr(struct mt76_dev *dev, u32 offset, u32 val);
1974
1975const struct ieee80211_sta_he_cap *
1976mt76_connac_get_he_phy_cap(struct mt76_phy *phy, struct ieee80211_vif *vif);
1977const struct ieee80211_sta_eht_cap *
1978mt76_connac_get_eht_phy_cap(struct mt76_phy *phy, struct ieee80211_vif *vif);
1979u8 mt76_connac_get_phy_mode(struct mt76_phy *phy, struct ieee80211_vif *vif,
1980 enum nl80211_band band, struct ieee80211_sta *sta);
1981u8 mt76_connac_get_phy_mode_ext(struct mt76_phy *phy, struct ieee80211_vif *vif,
1982 enum nl80211_band band);
1983
1984int mt76_connac_mcu_add_key(struct mt76_dev *dev, struct ieee80211_vif *vif,
1985 struct mt76_connac_sta_key_conf *sta_key_conf,
1986 struct ieee80211_key_conf *key, int mcu_cmd,
1987 struct mt76_wcid *wcid, enum set_key_cmd cmd);
1988
1989void mt76_connac_mcu_bss_ext_tlv(struct sk_buff *skb, struct mt76_vif *mvif);
1990void mt76_connac_mcu_bss_omac_tlv(struct sk_buff *skb,
1991 struct ieee80211_vif *vif);
1992int mt76_connac_mcu_bss_basic_tlv(struct sk_buff *skb,
1993 struct ieee80211_vif *vif,
1994 struct ieee80211_sta *sta,
1995 struct mt76_phy *phy, u16 wlan_idx,
1996 bool enable);
1997void mt76_connac_mcu_sta_uapsd(struct sk_buff *skb, struct ieee80211_vif *vif,
1998 struct ieee80211_sta *sta);
1999void mt76_connac_mcu_wtbl_smps_tlv(struct sk_buff *skb,
2000 struct ieee80211_sta *sta,
2001 void *sta_wtbl, void *wtbl_tlv);
2002int mt76_connac_mcu_set_pm(struct mt76_dev *dev, int band, int enter);
2003int mt76_connac_mcu_restart(struct mt76_dev *dev);
2004int mt76_connac_mcu_rdd_cmd(struct mt76_dev *dev, int cmd, u8 index,
2005 u8 rx_sel, u8 val);
2006int mt76_connac_mcu_sta_wed_update(struct mt76_dev *dev, struct sk_buff *skb);
2007int mt76_connac2_load_ram(struct mt76_dev *dev, const char *fw_wm,
2008 const char *fw_wa);
2009int mt76_connac2_load_patch(struct mt76_dev *dev, const char *fw_name);
2010int mt76_connac2_mcu_fill_message(struct mt76_dev *mdev, struct sk_buff *skb,
2011 int cmd, int *wait_seq);
2012#endif /* __MT76_CONNAC_MCU_H */
2013

source code of linux/drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.h