1 | /* SPDX-License-Identifier: GPL-2.0 */ |
2 | /* |
3 | * Device Tree defines for Lochnagar clocking |
4 | * |
5 | * Copyright (c) 2017-2018 Cirrus Logic, Inc. and |
6 | * Cirrus Logic International Semiconductor Ltd. |
7 | * |
8 | * Author: Charles Keepax <ckeepax@opensource.cirrus.com> |
9 | */ |
10 | |
11 | #ifndef DT_BINDINGS_CLK_LOCHNAGAR_H |
12 | #define DT_BINDINGS_CLK_LOCHNAGAR_H |
13 | |
14 | #define LOCHNAGAR_CDC_MCLK1 0 |
15 | #define LOCHNAGAR_CDC_MCLK2 1 |
16 | #define LOCHNAGAR_DSP_CLKIN 2 |
17 | #define LOCHNAGAR_GF_CLKOUT1 3 |
18 | #define LOCHNAGAR_GF_CLKOUT2 4 |
19 | #define LOCHNAGAR_PSIA1_MCLK 5 |
20 | #define LOCHNAGAR_PSIA2_MCLK 6 |
21 | #define LOCHNAGAR_SPDIF_MCLK 7 |
22 | #define LOCHNAGAR_ADAT_MCLK 8 |
23 | #define LOCHNAGAR_SOUNDCARD_MCLK 9 |
24 | #define LOCHNAGAR_SPDIF_CLKOUT 10 |
25 | |
26 | #endif |
27 | |