1 | /* SPDX-License-Identifier: GPL-2.0 */ |
2 | /* |
3 | * tda1997x - NXP HDMI receiver |
4 | * |
5 | * Copyright 2017 Tim Harvey <tharvey@gateworks.com> |
6 | * |
7 | */ |
8 | |
9 | #ifndef _TDA1997X_ |
10 | #define _TDA1997X_ |
11 | |
12 | /* Platform Data */ |
13 | struct tda1997x_platform_data { |
14 | enum v4l2_mbus_type vidout_bus_type; |
15 | u32 vidout_bus_width; |
16 | u8 vidout_port_cfg[9]; |
17 | /* pin polarity (1=invert) */ |
18 | bool vidout_inv_de; |
19 | bool vidout_inv_hs; |
20 | bool vidout_inv_vs; |
21 | bool vidout_inv_pclk; |
22 | /* clock delays (0=-8, 1=-7 ... 15=+7 pixels) */ |
23 | u8 vidout_delay_hs; |
24 | u8 vidout_delay_vs; |
25 | u8 vidout_delay_de; |
26 | u8 vidout_delay_pclk; |
27 | /* sync selections (controls how sync pins are derived) */ |
28 | u8 vidout_sel_hs; |
29 | u8 vidout_sel_vs; |
30 | u8 vidout_sel_de; |
31 | |
32 | /* Audio Port Output */ |
33 | int audout_format; |
34 | u32 audout_mclk_fs; /* clock multiplier */ |
35 | u32 audout_width; /* 13 or 32 bit */ |
36 | u32 audout_layout; /* layout0=AP0 layout1=AP0,AP1,AP2,AP3 */ |
37 | bool audout_layoutauto; /* audio layout dictated by pkt header */ |
38 | bool audout_invert_clk; /* data valid on rising edge of BCLK */ |
39 | bool audio_auto_mute; /* enable hardware audio auto-mute */ |
40 | }; |
41 | |
42 | #endif |
43 | |