1 | /* SPDX-License-Identifier: GPL-2.0-or-later */ |
2 | /* |
3 | * wm8990.h -- audio driver for WM8990 |
4 | * |
5 | * Copyright 2007 Wolfson Microelectronics PLC. |
6 | * Author: Graeme Gregory |
7 | * graeme.gregory@wolfsonmicro.com or linux@wolfsonmicro.com |
8 | */ |
9 | |
10 | #ifndef __WM8990REGISTERDEFS_H__ |
11 | #define __WM8990REGISTERDEFS_H__ |
12 | |
13 | /* |
14 | * Register values. |
15 | */ |
16 | #define WM8990_RESET 0x00 |
17 | #define WM8990_POWER_MANAGEMENT_1 0x01 |
18 | #define WM8990_POWER_MANAGEMENT_2 0x02 |
19 | #define WM8990_POWER_MANAGEMENT_3 0x03 |
20 | #define WM8990_AUDIO_INTERFACE_1 0x04 |
21 | #define WM8990_AUDIO_INTERFACE_2 0x05 |
22 | #define WM8990_CLOCKING_1 0x06 |
23 | #define WM8990_CLOCKING_2 0x07 |
24 | #define WM8990_AUDIO_INTERFACE_3 0x08 |
25 | #define WM8990_AUDIO_INTERFACE_4 0x09 |
26 | #define WM8990_DAC_CTRL 0x0A |
27 | #define WM8990_LEFT_DAC_DIGITAL_VOLUME 0x0B |
28 | #define WM8990_RIGHT_DAC_DIGITAL_VOLUME 0x0C |
29 | #define WM8990_DIGITAL_SIDE_TONE 0x0D |
30 | #define WM8990_ADC_CTRL 0x0E |
31 | #define WM8990_LEFT_ADC_DIGITAL_VOLUME 0x0F |
32 | #define WM8990_RIGHT_ADC_DIGITAL_VOLUME 0x10 |
33 | #define WM8990_GPIO_CTRL_1 0x12 |
34 | #define WM8990_GPIO1_GPIO2 0x13 |
35 | #define WM8990_GPIO3_GPIO4 0x14 |
36 | #define WM8990_GPIO5_GPIO6 0x15 |
37 | #define WM8990_GPIOCTRL_2 0x16 |
38 | #define WM8990_GPIO_POL 0x17 |
39 | #define WM8990_LEFT_LINE_INPUT_1_2_VOLUME 0x18 |
40 | #define WM8990_LEFT_LINE_INPUT_3_4_VOLUME 0x19 |
41 | #define WM8990_RIGHT_LINE_INPUT_1_2_VOLUME 0x1A |
42 | #define WM8990_RIGHT_LINE_INPUT_3_4_VOLUME 0x1B |
43 | #define WM8990_LEFT_OUTPUT_VOLUME 0x1C |
44 | #define WM8990_RIGHT_OUTPUT_VOLUME 0x1D |
45 | #define WM8990_LINE_OUTPUTS_VOLUME 0x1E |
46 | #define WM8990_OUT3_4_VOLUME 0x1F |
47 | #define WM8990_LEFT_OPGA_VOLUME 0x20 |
48 | #define WM8990_RIGHT_OPGA_VOLUME 0x21 |
49 | #define WM8990_SPEAKER_VOLUME 0x22 |
50 | #define WM8990_CLASSD1 0x23 |
51 | #define WM8990_CLASSD3 0x25 |
52 | #define WM8990_CLASSD4 0x26 |
53 | #define WM8990_INPUT_MIXER1 0x27 |
54 | #define WM8990_INPUT_MIXER2 0x28 |
55 | #define WM8990_INPUT_MIXER3 0x29 |
56 | #define WM8990_INPUT_MIXER4 0x2A |
57 | #define WM8990_INPUT_MIXER5 0x2B |
58 | #define WM8990_INPUT_MIXER6 0x2C |
59 | #define WM8990_OUTPUT_MIXER1 0x2D |
60 | #define WM8990_OUTPUT_MIXER2 0x2E |
61 | #define WM8990_OUTPUT_MIXER3 0x2F |
62 | #define WM8990_OUTPUT_MIXER4 0x30 |
63 | #define WM8990_OUTPUT_MIXER5 0x31 |
64 | #define WM8990_OUTPUT_MIXER6 0x32 |
65 | #define WM8990_OUT3_4_MIXER 0x33 |
66 | #define WM8990_LINE_MIXER1 0x34 |
67 | #define WM8990_LINE_MIXER2 0x35 |
68 | #define WM8990_SPEAKER_MIXER 0x36 |
69 | #define WM8990_ADDITIONAL_CONTROL 0x37 |
70 | #define WM8990_ANTIPOP1 0x38 |
71 | #define WM8990_ANTIPOP2 0x39 |
72 | #define WM8990_MICBIAS 0x3A |
73 | #define WM8990_PLL1 0x3C |
74 | #define WM8990_PLL2 0x3D |
75 | #define WM8990_PLL3 0x3E |
76 | |
77 | #define WM8990_EXT_ACCESS_ENA 0x75 |
78 | #define WM8990_EXT_CTL1 0x7a |
79 | |
80 | /* |
81 | * Field Definitions. |
82 | */ |
83 | |
84 | /* |
85 | * R0 (0x00) - Reset |
86 | */ |
87 | #define WM8990_SW_RESET_CHIP_ID_MASK 0xFFFF /* SW_RESET_CHIP_ID */ |
88 | |
89 | /* |
90 | * R1 (0x01) - Power Management (1) |
91 | */ |
92 | #define WM8990_SPK_ENA 0x1000 /* SPK_ENA */ |
93 | #define WM8990_SPK_ENA_BIT 12 |
94 | #define WM8990_OUT3_ENA 0x0800 /* OUT3_ENA */ |
95 | #define WM8990_OUT3_ENA_BIT 11 |
96 | #define WM8990_OUT4_ENA 0x0400 /* OUT4_ENA */ |
97 | #define WM8990_OUT4_ENA_BIT 10 |
98 | #define WM8990_LOUT_ENA 0x0200 /* LOUT_ENA */ |
99 | #define WM8990_LOUT_ENA_BIT 9 |
100 | #define WM8990_ROUT_ENA 0x0100 /* ROUT_ENA */ |
101 | #define WM8990_ROUT_ENA_BIT 8 |
102 | #define WM8990_MICBIAS_ENA 0x0010 /* MICBIAS_ENA */ |
103 | #define WM8990_MICBIAS_ENA_BIT 4 |
104 | #define WM8990_VMID_MODE_MASK 0x0006 /* VMID_MODE - [2:1] */ |
105 | #define WM8990_VREF_ENA 0x0001 /* VREF_ENA */ |
106 | #define WM8990_VREF_ENA_BIT 0 |
107 | |
108 | /* |
109 | * R2 (0x02) - Power Management (2) |
110 | */ |
111 | #define WM8990_PLL_ENA 0x8000 /* PLL_ENA */ |
112 | #define WM8990_PLL_ENA_BIT 15 |
113 | #define WM8990_TSHUT_ENA 0x4000 /* TSHUT_ENA */ |
114 | #define WM8990_TSHUT_ENA_BIT 14 |
115 | #define WM8990_TSHUT_OPDIS 0x2000 /* TSHUT_OPDIS */ |
116 | #define WM8990_TSHUT_OPDIS_BIT 13 |
117 | #define WM8990_OPCLK_ENA 0x0800 /* OPCLK_ENA */ |
118 | #define WM8990_OPCLK_ENA_BIT 11 |
119 | #define WM8990_AINL_ENA 0x0200 /* AINL_ENA */ |
120 | #define WM8990_AINL_ENA_BIT 9 |
121 | #define WM8990_AINR_ENA 0x0100 /* AINR_ENA */ |
122 | #define WM8990_AINR_ENA_BIT 8 |
123 | #define WM8990_LIN34_ENA 0x0080 /* LIN34_ENA */ |
124 | #define WM8990_LIN34_ENA_BIT 7 |
125 | #define WM8990_LIN12_ENA 0x0040 /* LIN12_ENA */ |
126 | #define WM8990_LIN12_ENA_BIT 6 |
127 | #define WM8990_RIN34_ENA 0x0020 /* RIN34_ENA */ |
128 | #define WM8990_RIN34_ENA_BIT 5 |
129 | #define WM8990_RIN12_ENA 0x0010 /* RIN12_ENA */ |
130 | #define WM8990_RIN12_ENA_BIT 4 |
131 | #define WM8990_ADCL_ENA 0x0002 /* ADCL_ENA */ |
132 | #define WM8990_ADCL_ENA_BIT 1 |
133 | #define WM8990_ADCR_ENA 0x0001 /* ADCR_ENA */ |
134 | #define WM8990_ADCR_ENA_BIT 0 |
135 | |
136 | /* |
137 | * R3 (0x03) - Power Management (3) |
138 | */ |
139 | #define WM8990_LON_ENA 0x2000 /* LON_ENA */ |
140 | #define WM8990_LON_ENA_BIT 13 |
141 | #define WM8990_LOP_ENA 0x1000 /* LOP_ENA */ |
142 | #define WM8990_LOP_ENA_BIT 12 |
143 | #define WM8990_RON_ENA 0x0800 /* RON_ENA */ |
144 | #define WM8990_RON_ENA_BIT 11 |
145 | #define WM8990_ROP_ENA 0x0400 /* ROP_ENA */ |
146 | #define WM8990_ROP_ENA_BIT 10 |
147 | #define WM8990_LOPGA_ENA 0x0080 /* LOPGA_ENA */ |
148 | #define WM8990_LOPGA_ENA_BIT 7 |
149 | #define WM8990_ROPGA_ENA 0x0040 /* ROPGA_ENA */ |
150 | #define WM8990_ROPGA_ENA_BIT 6 |
151 | #define WM8990_LOMIX_ENA 0x0020 /* LOMIX_ENA */ |
152 | #define WM8990_LOMIX_ENA_BIT 5 |
153 | #define WM8990_ROMIX_ENA 0x0010 /* ROMIX_ENA */ |
154 | #define WM8990_ROMIX_ENA_BIT 4 |
155 | #define WM8990_DACL_ENA 0x0002 /* DACL_ENA */ |
156 | #define WM8990_DACL_ENA_BIT 1 |
157 | #define WM8990_DACR_ENA 0x0001 /* DACR_ENA */ |
158 | #define WM8990_DACR_ENA_BIT 0 |
159 | |
160 | /* |
161 | * R4 (0x04) - Audio Interface (1) |
162 | */ |
163 | #define WM8990_AIFADCL_SRC 0x8000 /* AIFADCL_SRC */ |
164 | #define WM8990_AIFADCR_SRC 0x4000 /* AIFADCR_SRC */ |
165 | #define WM8990_AIFADC_TDM 0x2000 /* AIFADC_TDM */ |
166 | #define WM8990_AIFADC_TDM_CHAN 0x1000 /* AIFADC_TDM_CHAN */ |
167 | #define WM8990_AIF_BCLK_INV 0x0100 /* AIF_BCLK_INV */ |
168 | #define WM8990_AIF_LRCLK_INV 0x0080 /* AIF_LRCLK_INV */ |
169 | #define WM8990_AIF_WL_MASK 0x0060 /* AIF_WL - [6:5] */ |
170 | #define WM8990_AIF_WL_16BITS (0 << 5) |
171 | #define WM8990_AIF_WL_20BITS (1 << 5) |
172 | #define WM8990_AIF_WL_24BITS (2 << 5) |
173 | #define WM8990_AIF_WL_32BITS (3 << 5) |
174 | #define WM8990_AIF_FMT_MASK 0x0018 /* AIF_FMT - [4:3] */ |
175 | #define WM8990_AIF_TMF_RIGHTJ (0 << 3) |
176 | #define WM8990_AIF_TMF_LEFTJ (1 << 3) |
177 | #define WM8990_AIF_TMF_I2S (2 << 3) |
178 | #define WM8990_AIF_TMF_DSP (3 << 3) |
179 | |
180 | /* |
181 | * R5 (0x05) - Audio Interface (2) |
182 | */ |
183 | #define WM8990_DACL_SRC 0x8000 /* DACL_SRC */ |
184 | #define WM8990_DACR_SRC 0x4000 /* DACR_SRC */ |
185 | #define WM8990_AIFDAC_TDM 0x2000 /* AIFDAC_TDM */ |
186 | #define WM8990_AIFDAC_TDM_CHAN 0x1000 /* AIFDAC_TDM_CHAN */ |
187 | #define WM8990_DAC_BOOST_MASK 0x0C00 /* DAC_BOOST */ |
188 | #define WM8990_DAC_COMP 0x0010 /* DAC_COMP */ |
189 | #define WM8990_DAC_COMPMODE 0x0008 /* DAC_COMPMODE */ |
190 | #define WM8990_ADC_COMP 0x0004 /* ADC_COMP */ |
191 | #define WM8990_ADC_COMPMODE 0x0002 /* ADC_COMPMODE */ |
192 | #define WM8990_LOOPBACK 0x0001 /* LOOPBACK */ |
193 | |
194 | /* |
195 | * R6 (0x06) - Clocking (1) |
196 | */ |
197 | #define WM8990_TOCLK_RATE 0x8000 /* TOCLK_RATE */ |
198 | #define WM8990_TOCLK_ENA 0x4000 /* TOCLK_ENA */ |
199 | #define WM8990_OPCLKDIV_MASK 0x1E00 /* OPCLKDIV - [12:9] */ |
200 | #define WM8990_DCLKDIV_MASK 0x01C0 /* DCLKDIV - [8:6] */ |
201 | #define WM8990_BCLK_DIV_MASK 0x001E /* BCLK_DIV - [4:1] */ |
202 | #define WM8990_BCLK_DIV_1 (0x0 << 1) |
203 | #define WM8990_BCLK_DIV_1_5 (0x1 << 1) |
204 | #define WM8990_BCLK_DIV_2 (0x2 << 1) |
205 | #define WM8990_BCLK_DIV_3 (0x3 << 1) |
206 | #define WM8990_BCLK_DIV_4 (0x4 << 1) |
207 | #define WM8990_BCLK_DIV_5_5 (0x5 << 1) |
208 | #define WM8990_BCLK_DIV_6 (0x6 << 1) |
209 | #define WM8990_BCLK_DIV_8 (0x7 << 1) |
210 | #define WM8990_BCLK_DIV_11 (0x8 << 1) |
211 | #define WM8990_BCLK_DIV_12 (0x9 << 1) |
212 | #define WM8990_BCLK_DIV_16 (0xA << 1) |
213 | #define WM8990_BCLK_DIV_22 (0xB << 1) |
214 | #define WM8990_BCLK_DIV_24 (0xC << 1) |
215 | #define WM8990_BCLK_DIV_32 (0xD << 1) |
216 | #define WM8990_BCLK_DIV_44 (0xE << 1) |
217 | #define WM8990_BCLK_DIV_48 (0xF << 1) |
218 | |
219 | /* |
220 | * R7 (0x07) - Clocking (2) |
221 | */ |
222 | #define WM8990_MCLK_SRC 0x8000 /* MCLK_SRC */ |
223 | #define WM8990_SYSCLK_SRC 0x4000 /* SYSCLK_SRC */ |
224 | #define WM8990_CLK_FORCE 0x2000 /* CLK_FORCE */ |
225 | #define WM8990_MCLK_DIV_MASK 0x1800 /* MCLK_DIV - [12:11] */ |
226 | #define WM8990_MCLK_DIV_1 (0 << 11) |
227 | #define WM8990_MCLK_DIV_2 (2 << 11) |
228 | #define WM8990_MCLK_INV 0x0400 /* MCLK_INV */ |
229 | #define WM8990_ADC_CLKDIV_MASK 0x00E0 /* ADC_CLKDIV */ |
230 | #define WM8990_ADC_CLKDIV_1 (0 << 5) |
231 | #define WM8990_ADC_CLKDIV_1_5 (1 << 5) |
232 | #define WM8990_ADC_CLKDIV_2 (2 << 5) |
233 | #define WM8990_ADC_CLKDIV_3 (3 << 5) |
234 | #define WM8990_ADC_CLKDIV_4 (4 << 5) |
235 | #define WM8990_ADC_CLKDIV_5_5 (5 << 5) |
236 | #define WM8990_ADC_CLKDIV_6 (6 << 5) |
237 | #define WM8990_DAC_CLKDIV_MASK 0x001C /* DAC_CLKDIV - [4:2] */ |
238 | #define WM8990_DAC_CLKDIV_1 (0 << 2) |
239 | #define WM8990_DAC_CLKDIV_1_5 (1 << 2) |
240 | #define WM8990_DAC_CLKDIV_2 (2 << 2) |
241 | #define WM8990_DAC_CLKDIV_3 (3 << 2) |
242 | #define WM8990_DAC_CLKDIV_4 (4 << 2) |
243 | #define WM8990_DAC_CLKDIV_5_5 (5 << 2) |
244 | #define WM8990_DAC_CLKDIV_6 (6 << 2) |
245 | |
246 | /* |
247 | * R8 (0x08) - Audio Interface (3) |
248 | */ |
249 | #define WM8990_AIF_MSTR1 0x8000 /* AIF_MSTR1 */ |
250 | #define WM8990_AIF_MSTR2 0x4000 /* AIF_MSTR2 */ |
251 | #define WM8990_AIF_SEL 0x2000 /* AIF_SEL */ |
252 | #define WM8990_ADCLRC_DIR 0x0800 /* ADCLRC_DIR */ |
253 | #define WM8990_ADCLRC_RATE_MASK 0x07FF /* ADCLRC_RATE */ |
254 | |
255 | /* |
256 | * R9 (0x09) - Audio Interface (4) |
257 | */ |
258 | #define WM8990_ALRCGPIO1 0x8000 /* ALRCGPIO1 */ |
259 | #define WM8990_ALRCBGPIO6 0x4000 /* ALRCBGPIO6 */ |
260 | #define WM8990_AIF_TRIS 0x2000 /* AIF_TRIS */ |
261 | #define WM8990_DACLRC_DIR 0x0800 /* DACLRC_DIR */ |
262 | #define WM8990_DACLRC_RATE_MASK 0x07FF /* DACLRC_RATE */ |
263 | |
264 | /* |
265 | * R10 (0x0A) - DAC CTRL |
266 | */ |
267 | #define WM8990_AIF_LRCLKRATE 0x0400 /* AIF_LRCLKRATE */ |
268 | #define WM8990_DAC_MONO 0x0200 /* DAC_MONO */ |
269 | #define WM8990_DAC_SB_FILT 0x0100 /* DAC_SB_FILT */ |
270 | #define WM8990_DAC_MUTERATE 0x0080 /* DAC_MUTERATE */ |
271 | #define WM8990_DAC_MUTEMODE 0x0040 /* DAC_MUTEMODE */ |
272 | #define WM8990_DEEMP_MASK 0x0030 /* DEEMP - [5:4] */ |
273 | #define WM8990_DAC_MUTE 0x0004 /* DAC_MUTE */ |
274 | #define WM8990_DACL_DATINV 0x0002 /* DACL_DATINV */ |
275 | #define WM8990_DACR_DATINV 0x0001 /* DACR_DATINV */ |
276 | |
277 | /* |
278 | * R11 (0x0B) - Left DAC Digital Volume |
279 | */ |
280 | #define WM8990_DAC_VU 0x0100 /* DAC_VU */ |
281 | #define WM8990_DACL_VOL_MASK 0x00FF /* DACL_VOL - [7:0] */ |
282 | #define WM8990_DACL_VOL_SHIFT 0 |
283 | /* |
284 | * R12 (0x0C) - Right DAC Digital Volume |
285 | */ |
286 | #define WM8990_DAC_VU 0x0100 /* DAC_VU */ |
287 | #define WM8990_DACR_VOL_MASK 0x00FF /* DACR_VOL - [7:0] */ |
288 | #define WM8990_DACR_VOL_SHIFT 0 |
289 | /* |
290 | * R13 (0x0D) - Digital Side Tone |
291 | */ |
292 | #define WM8990_ADCL_DAC_SVOL_MASK 0x0F /* ADCL_DAC_SVOL */ |
293 | #define WM8990_ADCL_DAC_SVOL_SHIFT 9 |
294 | #define WM8990_ADCR_DAC_SVOL_MASK 0x0F /* ADCR_DAC_SVOL */ |
295 | #define WM8990_ADCR_DAC_SVOL_SHIFT 5 |
296 | #define WM8990_ADC_TO_DACL_MASK 0x03 /* ADC_TO_DACL - [3:2] */ |
297 | #define WM8990_ADC_TO_DACL_SHIFT 2 |
298 | #define WM8990_ADC_TO_DACR_MASK 0x03 /* ADC_TO_DACR - [1:0] */ |
299 | #define WM8990_ADC_TO_DACR_SHIFT 0 |
300 | |
301 | /* |
302 | * R14 (0x0E) - ADC CTRL |
303 | */ |
304 | #define WM8990_ADC_HPF_ENA 0x0100 /* ADC_HPF_ENA */ |
305 | #define WM8990_ADC_HPF_ENA_BIT 8 |
306 | #define WM8990_ADC_HPF_CUT_MASK 0x03 /* ADC_HPF_CUT - [6:5] */ |
307 | #define WM8990_ADC_HPF_CUT_SHIFT 5 |
308 | #define WM8990_ADCL_DATINV 0x0002 /* ADCL_DATINV */ |
309 | #define WM8990_ADCL_DATINV_BIT 1 |
310 | #define WM8990_ADCR_DATINV 0x0001 /* ADCR_DATINV */ |
311 | #define WM8990_ADCR_DATINV_BIT 0 |
312 | |
313 | /* |
314 | * R15 (0x0F) - Left ADC Digital Volume |
315 | */ |
316 | #define WM8990_ADC_VU 0x0100 /* ADC_VU */ |
317 | #define WM8990_ADCL_VOL_MASK 0x00FF /* ADCL_VOL - [7:0] */ |
318 | #define WM8990_ADCL_VOL_SHIFT 0 |
319 | |
320 | /* |
321 | * R16 (0x10) - Right ADC Digital Volume |
322 | */ |
323 | #define WM8990_ADC_VU 0x0100 /* ADC_VU */ |
324 | #define WM8990_ADCR_VOL_MASK 0x00FF /* ADCR_VOL - [7:0] */ |
325 | #define WM8990_ADCR_VOL_SHIFT 0 |
326 | |
327 | /* |
328 | * R18 (0x12) - GPIO CTRL 1 |
329 | */ |
330 | #define WM8990_IRQ 0x1000 /* IRQ */ |
331 | #define WM8990_TEMPOK 0x0800 /* TEMPOK */ |
332 | #define WM8990_MICSHRT 0x0400 /* MICSHRT */ |
333 | #define WM8990_MICDET 0x0200 /* MICDET */ |
334 | #define WM8990_PLL_LCK 0x0100 /* PLL_LCK */ |
335 | #define WM8990_GPI8_STATUS 0x0080 /* GPI8_STATUS */ |
336 | #define WM8990_GPI7_STATUS 0x0040 /* GPI7_STATUS */ |
337 | #define WM8990_GPIO6_STATUS 0x0020 /* GPIO6_STATUS */ |
338 | #define WM8990_GPIO5_STATUS 0x0010 /* GPIO5_STATUS */ |
339 | #define WM8990_GPIO4_STATUS 0x0008 /* GPIO4_STATUS */ |
340 | #define WM8990_GPIO3_STATUS 0x0004 /* GPIO3_STATUS */ |
341 | #define WM8990_GPIO2_STATUS 0x0002 /* GPIO2_STATUS */ |
342 | #define WM8990_GPIO1_STATUS 0x0001 /* GPIO1_STATUS */ |
343 | |
344 | /* |
345 | * R19 (0x13) - GPIO1 & GPIO2 |
346 | */ |
347 | #define WM8990_GPIO2_DEB_ENA 0x8000 /* GPIO2_DEB_ENA */ |
348 | #define WM8990_GPIO2_IRQ_ENA 0x4000 /* GPIO2_IRQ_ENA */ |
349 | #define WM8990_GPIO2_PU 0x2000 /* GPIO2_PU */ |
350 | #define WM8990_GPIO2_PD 0x1000 /* GPIO2_PD */ |
351 | #define WM8990_GPIO2_SEL_MASK 0x0F00 /* GPIO2_SEL - [11:8] */ |
352 | #define WM8990_GPIO1_DEB_ENA 0x0080 /* GPIO1_DEB_ENA */ |
353 | #define WM8990_GPIO1_IRQ_ENA 0x0040 /* GPIO1_IRQ_ENA */ |
354 | #define WM8990_GPIO1_PU 0x0020 /* GPIO1_PU */ |
355 | #define WM8990_GPIO1_PD 0x0010 /* GPIO1_PD */ |
356 | #define WM8990_GPIO1_SEL_MASK 0x000F /* GPIO1_SEL - [3:0] */ |
357 | |
358 | /* |
359 | * R20 (0x14) - GPIO3 & GPIO4 |
360 | */ |
361 | #define WM8990_GPIO4_DEB_ENA 0x8000 /* GPIO4_DEB_ENA */ |
362 | #define WM8990_GPIO4_IRQ_ENA 0x4000 /* GPIO4_IRQ_ENA */ |
363 | #define WM8990_GPIO4_PU 0x2000 /* GPIO4_PU */ |
364 | #define WM8990_GPIO4_PD 0x1000 /* GPIO4_PD */ |
365 | #define WM8990_GPIO4_SEL_MASK 0x0F00 /* GPIO4_SEL - [11:8] */ |
366 | #define WM8990_GPIO3_DEB_ENA 0x0080 /* GPIO3_DEB_ENA */ |
367 | #define WM8990_GPIO3_IRQ_ENA 0x0040 /* GPIO3_IRQ_ENA */ |
368 | #define WM8990_GPIO3_PU 0x0020 /* GPIO3_PU */ |
369 | #define WM8990_GPIO3_PD 0x0010 /* GPIO3_PD */ |
370 | #define WM8990_GPIO3_SEL_MASK 0x000F /* GPIO3_SEL - [3:0] */ |
371 | |
372 | /* |
373 | * R21 (0x15) - GPIO5 & GPIO6 |
374 | */ |
375 | #define WM8990_GPIO6_DEB_ENA 0x8000 /* GPIO6_DEB_ENA */ |
376 | #define WM8990_GPIO6_IRQ_ENA 0x4000 /* GPIO6_IRQ_ENA */ |
377 | #define WM8990_GPIO6_PU 0x2000 /* GPIO6_PU */ |
378 | #define WM8990_GPIO6_PD 0x1000 /* GPIO6_PD */ |
379 | #define WM8990_GPIO6_SEL_MASK 0x0F00 /* GPIO6_SEL - [11:8] */ |
380 | #define WM8990_GPIO5_DEB_ENA 0x0080 /* GPIO5_DEB_ENA */ |
381 | #define WM8990_GPIO5_IRQ_ENA 0x0040 /* GPIO5_IRQ_ENA */ |
382 | #define WM8990_GPIO5_PU 0x0020 /* GPIO5_PU */ |
383 | #define WM8990_GPIO5_PD 0x0010 /* GPIO5_PD */ |
384 | #define WM8990_GPIO5_SEL_MASK 0x000F /* GPIO5_SEL - [3:0] */ |
385 | |
386 | /* |
387 | * R22 (0x16) - GPIOCTRL 2 |
388 | */ |
389 | #define WM8990_RD_3W_ENA 0x8000 /* RD_3W_ENA */ |
390 | #define WM8990_MODE_3W4W 0x4000 /* MODE_3W4W */ |
391 | #define WM8990_TEMPOK_IRQ_ENA 0x0800 /* TEMPOK_IRQ_ENA */ |
392 | #define WM8990_MICSHRT_IRQ_ENA 0x0400 /* MICSHRT_IRQ_ENA */ |
393 | #define WM8990_MICDET_IRQ_ENA 0x0200 /* MICDET_IRQ_ENA */ |
394 | #define WM8990_PLL_LCK_IRQ_ENA 0x0100 /* PLL_LCK_IRQ_ENA */ |
395 | #define WM8990_GPI8_DEB_ENA 0x0080 /* GPI8_DEB_ENA */ |
396 | #define WM8990_GPI8_IRQ_ENA 0x0040 /* GPI8_IRQ_ENA */ |
397 | #define WM8990_GPI8_ENA 0x0010 /* GPI8_ENA */ |
398 | #define WM8990_GPI7_DEB_ENA 0x0008 /* GPI7_DEB_ENA */ |
399 | #define WM8990_GPI7_IRQ_ENA 0x0004 /* GPI7_IRQ_ENA */ |
400 | #define WM8990_GPI7_ENA 0x0001 /* GPI7_ENA */ |
401 | |
402 | /* |
403 | * R23 (0x17) - GPIO_POL |
404 | */ |
405 | #define WM8990_IRQ_INV 0x1000 /* IRQ_INV */ |
406 | #define WM8990_TEMPOK_POL 0x0800 /* TEMPOK_POL */ |
407 | #define WM8990_MICSHRT_POL 0x0400 /* MICSHRT_POL */ |
408 | #define WM8990_MICDET_POL 0x0200 /* MICDET_POL */ |
409 | #define WM8990_PLL_LCK_POL 0x0100 /* PLL_LCK_POL */ |
410 | #define WM8990_GPI8_POL 0x0080 /* GPI8_POL */ |
411 | #define WM8990_GPI7_POL 0x0040 /* GPI7_POL */ |
412 | #define WM8990_GPIO6_POL 0x0020 /* GPIO6_POL */ |
413 | #define WM8990_GPIO5_POL 0x0010 /* GPIO5_POL */ |
414 | #define WM8990_GPIO4_POL 0x0008 /* GPIO4_POL */ |
415 | #define WM8990_GPIO3_POL 0x0004 /* GPIO3_POL */ |
416 | #define WM8990_GPIO2_POL 0x0002 /* GPIO2_POL */ |
417 | #define WM8990_GPIO1_POL 0x0001 /* GPIO1_POL */ |
418 | |
419 | /* |
420 | * R24 (0x18) - Left Line Input 1&2 Volume |
421 | */ |
422 | #define WM8990_IPVU 0x0100 /* IPVU */ |
423 | #define WM8990_LI12MUTE 0x0080 /* LI12MUTE */ |
424 | #define WM8990_LI12MUTE_BIT 7 |
425 | #define WM8990_LI12ZC 0x0040 /* LI12ZC */ |
426 | #define WM8990_LI12ZC_BIT 6 |
427 | #define WM8990_LIN12VOL_MASK 0x001F /* LIN12VOL - [4:0] */ |
428 | #define WM8990_LIN12VOL_SHIFT 0 |
429 | /* |
430 | * R25 (0x19) - Left Line Input 3&4 Volume |
431 | */ |
432 | #define WM8990_IPVU 0x0100 /* IPVU */ |
433 | #define WM8990_LI34MUTE 0x0080 /* LI34MUTE */ |
434 | #define WM8990_LI34MUTE_BIT 7 |
435 | #define WM8990_LI34ZC 0x0040 /* LI34ZC */ |
436 | #define WM8990_LI34ZC_BIT 6 |
437 | #define WM8990_LIN34VOL_MASK 0x001F /* LIN34VOL - [4:0] */ |
438 | #define WM8990_LIN34VOL_SHIFT 0 |
439 | |
440 | /* |
441 | * R26 (0x1A) - Right Line Input 1&2 Volume |
442 | */ |
443 | #define WM8990_IPVU 0x0100 /* IPVU */ |
444 | #define WM8990_RI12MUTE 0x0080 /* RI12MUTE */ |
445 | #define WM8990_RI12MUTE_BIT 7 |
446 | #define WM8990_RI12ZC 0x0040 /* RI12ZC */ |
447 | #define WM8990_RI12ZC_BIT 6 |
448 | #define WM8990_RIN12VOL_MASK 0x001F /* RIN12VOL - [4:0] */ |
449 | #define WM8990_RIN12VOL_SHIFT 0 |
450 | |
451 | /* |
452 | * R27 (0x1B) - Right Line Input 3&4 Volume |
453 | */ |
454 | #define WM8990_IPVU 0x0100 /* IPVU */ |
455 | #define WM8990_RI34MUTE 0x0080 /* RI34MUTE */ |
456 | #define WM8990_RI34MUTE_BIT 7 |
457 | #define WM8990_RI34ZC 0x0040 /* RI34ZC */ |
458 | #define WM8990_RI34ZC_BIT 6 |
459 | #define WM8990_RIN34VOL_MASK 0x001F /* RIN34VOL - [4:0] */ |
460 | #define WM8990_RIN34VOL_SHIFT 0 |
461 | |
462 | /* |
463 | * R28 (0x1C) - Left Output Volume |
464 | */ |
465 | #define WM8990_OPVU 0x0100 /* OPVU */ |
466 | #define WM8990_LOZC 0x0080 /* LOZC */ |
467 | #define WM8990_LOZC_BIT 7 |
468 | #define WM8990_LOUTVOL_MASK 0x007F /* LOUTVOL - [6:0] */ |
469 | #define WM8990_LOUTVOL_SHIFT 0 |
470 | /* |
471 | * R29 (0x1D) - Right Output Volume |
472 | */ |
473 | #define WM8990_OPVU 0x0100 /* OPVU */ |
474 | #define WM8990_ROZC 0x0080 /* ROZC */ |
475 | #define WM8990_ROZC_BIT 7 |
476 | #define WM8990_ROUTVOL_MASK 0x007F /* ROUTVOL - [6:0] */ |
477 | #define WM8990_ROUTVOL_SHIFT 0 |
478 | /* |
479 | * R30 (0x1E) - Line Outputs Volume |
480 | */ |
481 | #define WM8990_LONMUTE 0x0040 /* LONMUTE */ |
482 | #define WM8990_LONMUTE_BIT 6 |
483 | #define WM8990_LOPMUTE 0x0020 /* LOPMUTE */ |
484 | #define WM8990_LOPMUTE_BIT 5 |
485 | #define WM8990_LOATTN 0x0010 /* LOATTN */ |
486 | #define WM8990_LOATTN_BIT 4 |
487 | #define WM8990_RONMUTE 0x0004 /* RONMUTE */ |
488 | #define WM8990_RONMUTE_BIT 2 |
489 | #define WM8990_ROPMUTE 0x0002 /* ROPMUTE */ |
490 | #define WM8990_ROPMUTE_BIT 1 |
491 | #define WM8990_ROATTN 0x0001 /* ROATTN */ |
492 | #define WM8990_ROATTN_BIT 0 |
493 | |
494 | /* |
495 | * R31 (0x1F) - Out3/4 Volume |
496 | */ |
497 | #define WM8990_OUT3MUTE 0x0020 /* OUT3MUTE */ |
498 | #define WM8990_OUT3MUTE_BIT 5 |
499 | #define WM8990_OUT3ATTN 0x0010 /* OUT3ATTN */ |
500 | #define WM8990_OUT3ATTN_BIT 4 |
501 | #define WM8990_OUT4MUTE 0x0002 /* OUT4MUTE */ |
502 | #define WM8990_OUT4MUTE_BIT 1 |
503 | #define WM8990_OUT4ATTN 0x0001 /* OUT4ATTN */ |
504 | #define WM8990_OUT4ATTN_BIT 0 |
505 | |
506 | /* |
507 | * R32 (0x20) - Left OPGA Volume |
508 | */ |
509 | #define WM8990_OPVU 0x0100 /* OPVU */ |
510 | #define WM8990_LOPGAZC 0x0080 /* LOPGAZC */ |
511 | #define WM8990_LOPGAZC_BIT 7 |
512 | #define WM8990_LOPGAVOL_MASK 0x007F /* LOPGAVOL - [6:0] */ |
513 | #define WM8990_LOPGAVOL_SHIFT 0 |
514 | |
515 | /* |
516 | * R33 (0x21) - Right OPGA Volume |
517 | */ |
518 | #define WM8990_OPVU 0x0100 /* OPVU */ |
519 | #define WM8990_ROPGAZC 0x0080 /* ROPGAZC */ |
520 | #define WM8990_ROPGAZC_BIT 7 |
521 | #define WM8990_ROPGAVOL_MASK 0x007F /* ROPGAVOL - [6:0] */ |
522 | #define WM8990_ROPGAVOL_SHIFT 0 |
523 | /* |
524 | * R34 (0x22) - Speaker Volume |
525 | */ |
526 | #define WM8990_SPKATTN_MASK 0x0003 /* SPKATTN - [1:0] */ |
527 | #define WM8990_SPKATTN_SHIFT 0 |
528 | |
529 | /* |
530 | * R35 (0x23) - ClassD1 |
531 | */ |
532 | #define WM8990_CDMODE 0x0100 /* CDMODE */ |
533 | #define WM8990_CDMODE_BIT 8 |
534 | |
535 | /* |
536 | * R37 (0x25) - ClassD3 |
537 | */ |
538 | #define WM8990_DCGAIN_MASK 0x0007 /* DCGAIN - [5:3] */ |
539 | #define WM8990_DCGAIN_SHIFT 3 |
540 | #define WM8990_ACGAIN_MASK 0x0007 /* ACGAIN - [2:0] */ |
541 | #define WM8990_ACGAIN_SHIFT 0 |
542 | |
543 | /* |
544 | * R38 (0x26) - ClassD4 |
545 | */ |
546 | #define WM8990_SPKZC_MASK 0x0001 /* SPKZC */ |
547 | #define WM8990_SPKZC_SHIFT 7 /* SPKZC */ |
548 | #define WM8990_SPKVOL_MASK 0x007F /* SPKVOL - [6:0] */ |
549 | #define WM8990_SPKVOL_SHIFT 0 /* SPKVOL - [6:0] */ |
550 | |
551 | /* |
552 | * R39 (0x27) - Input Mixer1 |
553 | */ |
554 | #define WM8990_AINLMODE_MASK 0x000C /* AINLMODE - [3:2] */ |
555 | #define WM8990_AINLMODE_SHIFT 2 |
556 | #define WM8990_AINRMODE_MASK 0x0003 /* AINRMODE - [1:0] */ |
557 | #define WM8990_AINRMODE_SHIFT 0 |
558 | |
559 | /* |
560 | * R40 (0x28) - Input Mixer2 |
561 | */ |
562 | #define WM8990_LMP4 0x0080 /* LMP4 */ |
563 | #define WM8990_LMP4_BIT 7 /* LMP4 */ |
564 | #define WM8990_LMN3 0x0040 /* LMN3 */ |
565 | #define WM8990_LMN3_BIT 6 /* LMN3 */ |
566 | #define WM8990_LMP2 0x0020 /* LMP2 */ |
567 | #define WM8990_LMP2_BIT 5 /* LMP2 */ |
568 | #define WM8990_LMN1 0x0010 /* LMN1 */ |
569 | #define WM8990_LMN1_BIT 4 /* LMN1 */ |
570 | #define WM8990_RMP4 0x0008 /* RMP4 */ |
571 | #define WM8990_RMP4_BIT 3 /* RMP4 */ |
572 | #define WM8990_RMN3 0x0004 /* RMN3 */ |
573 | #define WM8990_RMN3_BIT 2 /* RMN3 */ |
574 | #define WM8990_RMP2 0x0002 /* RMP2 */ |
575 | #define WM8990_RMP2_BIT 1 /* RMP2 */ |
576 | #define WM8990_RMN1 0x0001 /* RMN1 */ |
577 | #define WM8990_RMN1_BIT 0 /* RMN1 */ |
578 | |
579 | /* |
580 | * R41 (0x29) - Input Mixer3 |
581 | */ |
582 | #define WM8990_L34MNB 0x0100 /* L34MNB */ |
583 | #define WM8990_L34MNB_BIT 8 |
584 | #define WM8990_L34MNBST 0x0080 /* L34MNBST */ |
585 | #define WM8990_L34MNBST_BIT 7 |
586 | #define WM8990_L12MNB 0x0020 /* L12MNB */ |
587 | #define WM8990_L12MNB_BIT 5 |
588 | #define WM8990_L12MNBST 0x0010 /* L12MNBST */ |
589 | #define WM8990_L12MNBST_BIT 4 |
590 | #define WM8990_LDBVOL_MASK 0x0007 /* LDBVOL - [2:0] */ |
591 | #define WM8990_LDBVOL_SHIFT 0 |
592 | |
593 | /* |
594 | * R42 (0x2A) - Input Mixer4 |
595 | */ |
596 | #define WM8990_R34MNB 0x0100 /* R34MNB */ |
597 | #define WM8990_R34MNB_BIT 8 |
598 | #define WM8990_R34MNBST 0x0080 /* R34MNBST */ |
599 | #define WM8990_R34MNBST_BIT 7 |
600 | #define WM8990_R12MNB 0x0020 /* R12MNB */ |
601 | #define WM8990_R12MNB_BIT 5 |
602 | #define WM8990_R12MNBST 0x0010 /* R12MNBST */ |
603 | #define WM8990_R12MNBST_BIT 4 |
604 | #define WM8990_RDBVOL_MASK 0x0007 /* RDBVOL - [2:0] */ |
605 | #define WM8990_RDBVOL_SHIFT 0 |
606 | |
607 | /* |
608 | * R43 (0x2B) - Input Mixer5 |
609 | */ |
610 | #define WM8990_LI2BVOL_MASK 0x07 /* LI2BVOL - [8:6] */ |
611 | #define WM8990_LI2BVOL_SHIFT 6 |
612 | #define WM8990_LR4BVOL_MASK 0x07 /* LR4BVOL - [5:3] */ |
613 | #define WM8990_LR4BVOL_SHIFT 3 |
614 | #define WM8990_LL4BVOL_MASK 0x07 /* LL4BVOL - [2:0] */ |
615 | #define WM8990_LL4BVOL_SHIFT 0 |
616 | |
617 | /* |
618 | * R44 (0x2C) - Input Mixer6 |
619 | */ |
620 | #define WM8990_RI2BVOL_MASK 0x07 /* RI2BVOL - [8:6] */ |
621 | #define WM8990_RI2BVOL_SHIFT 6 |
622 | #define WM8990_RL4BVOL_MASK 0x07 /* RL4BVOL - [5:3] */ |
623 | #define WM8990_RL4BVOL_SHIFT 3 |
624 | #define WM8990_RR4BVOL_MASK 0x07 /* RR4BVOL - [2:0] */ |
625 | #define WM8990_RR4BVOL_SHIFT 0 |
626 | |
627 | /* |
628 | * R45 (0x2D) - Output Mixer1 |
629 | */ |
630 | #define WM8990_LRBLO 0x0080 /* LRBLO */ |
631 | #define WM8990_LRBLO_BIT 7 |
632 | #define WM8990_LLBLO 0x0040 /* LLBLO */ |
633 | #define WM8990_LLBLO_BIT 6 |
634 | #define WM8990_LRI3LO 0x0020 /* LRI3LO */ |
635 | #define WM8990_LRI3LO_BIT 5 |
636 | #define WM8990_LLI3LO 0x0010 /* LLI3LO */ |
637 | #define WM8990_LLI3LO_BIT 4 |
638 | #define WM8990_LR12LO 0x0008 /* LR12LO */ |
639 | #define WM8990_LR12LO_BIT 3 |
640 | #define WM8990_LL12LO 0x0004 /* LL12LO */ |
641 | #define WM8990_LL12LO_BIT 2 |
642 | #define WM8990_LDLO 0x0001 /* LDLO */ |
643 | #define WM8990_LDLO_BIT 0 |
644 | |
645 | /* |
646 | * R46 (0x2E) - Output Mixer2 |
647 | */ |
648 | #define WM8990_RLBRO 0x0080 /* RLBRO */ |
649 | #define WM8990_RLBRO_BIT 7 |
650 | #define WM8990_RRBRO 0x0040 /* RRBRO */ |
651 | #define WM8990_RRBRO_BIT 6 |
652 | #define WM8990_RLI3RO 0x0020 /* RLI3RO */ |
653 | #define WM8990_RLI3RO_BIT 5 |
654 | #define WM8990_RRI3RO 0x0010 /* RRI3RO */ |
655 | #define WM8990_RRI3RO_BIT 4 |
656 | #define WM8990_RL12RO 0x0008 /* RL12RO */ |
657 | #define WM8990_RL12RO_BIT 3 |
658 | #define WM8990_RR12RO 0x0004 /* RR12RO */ |
659 | #define WM8990_RR12RO_BIT 2 |
660 | #define WM8990_RDRO 0x0001 /* RDRO */ |
661 | #define WM8990_RDRO_BIT 0 |
662 | |
663 | /* |
664 | * R47 (0x2F) - Output Mixer3 |
665 | */ |
666 | #define WM8990_LLI3LOVOL_MASK 0x07 /* LLI3LOVOL - [8:6] */ |
667 | #define WM8990_LLI3LOVOL_SHIFT 6 |
668 | #define WM8990_LR12LOVOL_MASK 0x07 /* LR12LOVOL - [5:3] */ |
669 | #define WM8990_LR12LOVOL_SHIFT 3 |
670 | #define WM8990_LL12LOVOL_MASK 0x07 /* LL12LOVOL - [2:0] */ |
671 | #define WM8990_LL12LOVOL_SHIFT 0 |
672 | |
673 | /* |
674 | * R48 (0x30) - Output Mixer4 |
675 | */ |
676 | #define WM8990_RRI3ROVOL_MASK 0x07 /* RRI3ROVOL - [8:6] */ |
677 | #define WM8990_RRI3ROVOL_SHIFT 6 |
678 | #define WM8990_RL12ROVOL_MASK 0x07 /* RL12ROVOL - [5:3] */ |
679 | #define WM8990_RL12ROVOL_SHIFT 3 |
680 | #define WM8990_RR12ROVOL_MASK 0x07 /* RR12ROVOL - [2:0] */ |
681 | #define WM8990_RR12ROVOL_SHIFT 0 |
682 | |
683 | /* |
684 | * R49 (0x31) - Output Mixer5 |
685 | */ |
686 | #define WM8990_LRI3LOVOL_MASK 0x07 /* LRI3LOVOL - [8:6] */ |
687 | #define WM8990_LRI3LOVOL_SHIFT 6 |
688 | #define WM8990_LRBLOVOL_MASK 0x07 /* LRBLOVOL - [5:3] */ |
689 | #define WM8990_LRBLOVOL_SHIFT 3 |
690 | #define WM8990_LLBLOVOL_MASK 0x07 /* LLBLOVOL - [2:0] */ |
691 | #define WM8990_LLBLOVOL_SHIFT 0 |
692 | |
693 | /* |
694 | * R50 (0x32) - Output Mixer6 |
695 | */ |
696 | #define WM8990_RLI3ROVOL_MASK 0x07 /* RLI3ROVOL - [8:6] */ |
697 | #define WM8990_RLI3ROVOL_SHIFT 6 |
698 | #define WM8990_RLBROVOL_MASK 0x07 /* RLBROVOL - [5:3] */ |
699 | #define WM8990_RLBROVOL_SHIFT 3 |
700 | #define WM8990_RRBROVOL_MASK 0x07 /* RRBROVOL - [2:0] */ |
701 | #define WM8990_RRBROVOL_SHIFT 0 |
702 | |
703 | /* |
704 | * R51 (0x33) - Out3/4 Mixer |
705 | */ |
706 | #define WM8990_VSEL_MASK 0x0180 /* VSEL - [8:7] */ |
707 | #define WM8990_LI4O3 0x0020 /* LI4O3 */ |
708 | #define WM8990_LI4O3_BIT 5 |
709 | #define WM8990_LPGAO3 0x0010 /* LPGAO3 */ |
710 | #define WM8990_LPGAO3_BIT 4 |
711 | #define WM8990_RI4O4 0x0002 /* RI4O4 */ |
712 | #define WM8990_RI4O4_BIT 1 |
713 | #define WM8990_RPGAO4 0x0001 /* RPGAO4 */ |
714 | #define WM8990_RPGAO4_BIT 0 |
715 | /* |
716 | * R52 (0x34) - Line Mixer1 |
717 | */ |
718 | #define WM8990_LLOPGALON 0x0040 /* LLOPGALON */ |
719 | #define WM8990_LLOPGALON_BIT 6 |
720 | #define WM8990_LROPGALON 0x0020 /* LROPGALON */ |
721 | #define WM8990_LROPGALON_BIT 5 |
722 | #define WM8990_LOPLON 0x0010 /* LOPLON */ |
723 | #define WM8990_LOPLON_BIT 4 |
724 | #define WM8990_LR12LOP 0x0004 /* LR12LOP */ |
725 | #define WM8990_LR12LOP_BIT 2 |
726 | #define WM8990_LL12LOP 0x0002 /* LL12LOP */ |
727 | #define WM8990_LL12LOP_BIT 1 |
728 | #define WM8990_LLOPGALOP 0x0001 /* LLOPGALOP */ |
729 | #define WM8990_LLOPGALOP_BIT 0 |
730 | /* |
731 | * R53 (0x35) - Line Mixer2 |
732 | */ |
733 | #define WM8990_RROPGARON 0x0040 /* RROPGARON */ |
734 | #define WM8990_RROPGARON_BIT 6 |
735 | #define WM8990_RLOPGARON 0x0020 /* RLOPGARON */ |
736 | #define WM8990_RLOPGARON_BIT 5 |
737 | #define WM8990_ROPRON 0x0010 /* ROPRON */ |
738 | #define WM8990_ROPRON_BIT 4 |
739 | #define WM8990_RL12ROP 0x0004 /* RL12ROP */ |
740 | #define WM8990_RL12ROP_BIT 2 |
741 | #define WM8990_RR12ROP 0x0002 /* RR12ROP */ |
742 | #define WM8990_RR12ROP_BIT 1 |
743 | #define WM8990_RROPGAROP 0x0001 /* RROPGAROP */ |
744 | #define WM8990_RROPGAROP_BIT 0 |
745 | |
746 | /* |
747 | * R54 (0x36) - Speaker Mixer |
748 | */ |
749 | #define WM8990_LB2SPK 0x0080 /* LB2SPK */ |
750 | #define WM8990_LB2SPK_BIT 7 |
751 | #define WM8990_RB2SPK 0x0040 /* RB2SPK */ |
752 | #define WM8990_RB2SPK_BIT 6 |
753 | #define WM8990_LI2SPK 0x0020 /* LI2SPK */ |
754 | #define WM8990_LI2SPK_BIT 5 |
755 | #define WM8990_RI2SPK 0x0010 /* RI2SPK */ |
756 | #define WM8990_RI2SPK_BIT 4 |
757 | #define WM8990_LOPGASPK 0x0008 /* LOPGASPK */ |
758 | #define WM8990_LOPGASPK_BIT 3 |
759 | #define WM8990_ROPGASPK 0x0004 /* ROPGASPK */ |
760 | #define WM8990_ROPGASPK_BIT 2 |
761 | #define WM8990_LDSPK 0x0002 /* LDSPK */ |
762 | #define WM8990_LDSPK_BIT 1 |
763 | #define WM8990_RDSPK 0x0001 /* RDSPK */ |
764 | #define WM8990_RDSPK_BIT 0 |
765 | |
766 | /* |
767 | * R55 (0x37) - Additional Control |
768 | */ |
769 | #define WM8990_VROI 0x0001 /* VROI */ |
770 | |
771 | /* |
772 | * R56 (0x38) - AntiPOP1 |
773 | */ |
774 | #define WM8990_DIS_LLINE 0x0020 /* DIS_LLINE */ |
775 | #define WM8990_DIS_RLINE 0x0010 /* DIS_RLINE */ |
776 | #define WM8990_DIS_OUT3 0x0008 /* DIS_OUT3 */ |
777 | #define WM8990_DIS_OUT4 0x0004 /* DIS_OUT4 */ |
778 | #define WM8990_DIS_LOUT 0x0002 /* DIS_LOUT */ |
779 | #define WM8990_DIS_ROUT 0x0001 /* DIS_ROUT */ |
780 | |
781 | /* |
782 | * R57 (0x39) - AntiPOP2 |
783 | */ |
784 | #define WM8990_SOFTST 0x0040 /* SOFTST */ |
785 | #define WM8990_BUFIOEN 0x0008 /* BUFIOEN */ |
786 | #define WM8990_BUFDCOPEN 0x0004 /* BUFDCOPEN */ |
787 | #define WM8990_POBCTRL 0x0002 /* POBCTRL */ |
788 | #define WM8990_VMIDTOG 0x0001 /* VMIDTOG */ |
789 | |
790 | /* |
791 | * R58 (0x3A) - MICBIAS |
792 | */ |
793 | #define WM8990_MCDSCTH_MASK 0x00C0 /* MCDSCTH - [7:6] */ |
794 | #define WM8990_MCDTHR_MASK 0x0038 /* MCDTHR - [5:3] */ |
795 | #define WM8990_MCD 0x0004 /* MCD */ |
796 | #define WM8990_MBSEL 0x0001 /* MBSEL */ |
797 | |
798 | /* |
799 | * R60 (0x3C) - PLL1 |
800 | */ |
801 | #define WM8990_SDM 0x0080 /* SDM */ |
802 | #define WM8990_PRESCALE 0x0040 /* PRESCALE */ |
803 | #define WM8990_PLLN_MASK 0x000F /* PLLN - [3:0] */ |
804 | |
805 | /* |
806 | * R61 (0x3D) - PLL2 |
807 | */ |
808 | #define WM8990_PLLK1_MASK 0x00FF /* PLLK1 - [7:0] */ |
809 | |
810 | /* |
811 | * R62 (0x3E) - PLL3 |
812 | */ |
813 | #define WM8990_PLLK2_MASK 0x00FF /* PLLK2 - [7:0] */ |
814 | |
815 | #define WM8990_MCLK_DIV 0 |
816 | #define WM8990_DACCLK_DIV 1 |
817 | #define WM8990_ADCCLK_DIV 2 |
818 | #define WM8990_BCLK_DIV 3 |
819 | |
820 | #endif /* __WM8990REGISTERDEFS_H__ */ |
821 | /*------------------------------ END OF FILE ---------------------------------*/ |
822 | |