1/*
2 * Driver For Marvell Two-channel DMA Engine
3 *
4 * Copyright: Marvell International Ltd.
5 *
6 * The code contained herein is licensed under the GNU General Public
7 * License. You may obtain a copy of the GNU General Public License
8 * Version 2 or later at the following locations:
9 *
10 */
11
12#include <linux/err.h>
13#include <linux/module.h>
14#include <linux/init.h>
15#include <linux/types.h>
16#include <linux/interrupt.h>
17#include <linux/dma-mapping.h>
18#include <linux/slab.h>
19#include <linux/dmaengine.h>
20#include <linux/platform_device.h>
21#include <linux/device.h>
22#include <linux/platform_data/dma-mmp_tdma.h>
23#include <linux/of_device.h>
24#include <linux/of_dma.h>
25
26#include "dmaengine.h"
27
28/*
29 * Two-Channel DMA registers
30 */
31#define TDBCR 0x00 /* Byte Count */
32#define TDSAR 0x10 /* Src Addr */
33#define TDDAR 0x20 /* Dst Addr */
34#define TDNDPR 0x30 /* Next Desc */
35#define TDCR 0x40 /* Control */
36#define TDCP 0x60 /* Priority*/
37#define TDCDPR 0x70 /* Current Desc */
38#define TDIMR 0x80 /* Int Mask */
39#define TDISR 0xa0 /* Int Status */
40
41/* Two-Channel DMA Control Register */
42#define TDCR_SSZ_8_BITS (0x0 << 22) /* Sample Size */
43#define TDCR_SSZ_12_BITS (0x1 << 22)
44#define TDCR_SSZ_16_BITS (0x2 << 22)
45#define TDCR_SSZ_20_BITS (0x3 << 22)
46#define TDCR_SSZ_24_BITS (0x4 << 22)
47#define TDCR_SSZ_32_BITS (0x5 << 22)
48#define TDCR_SSZ_SHIFT (0x1 << 22)
49#define TDCR_SSZ_MASK (0x7 << 22)
50#define TDCR_SSPMOD (0x1 << 21) /* SSP MOD */
51#define TDCR_ABR (0x1 << 20) /* Channel Abort */
52#define TDCR_CDE (0x1 << 17) /* Close Desc Enable */
53#define TDCR_PACKMOD (0x1 << 16) /* Pack Mode (ADMA Only) */
54#define TDCR_CHANACT (0x1 << 14) /* Channel Active */
55#define TDCR_FETCHND (0x1 << 13) /* Fetch Next Desc */
56#define TDCR_CHANEN (0x1 << 12) /* Channel Enable */
57#define TDCR_INTMODE (0x1 << 10) /* Interrupt Mode */
58#define TDCR_CHAINMOD (0x1 << 9) /* Chain Mode */
59#define TDCR_BURSTSZ_MSK (0x7 << 6) /* Burst Size */
60#define TDCR_BURSTSZ_4B (0x0 << 6)
61#define TDCR_BURSTSZ_8B (0x1 << 6)
62#define TDCR_BURSTSZ_16B (0x3 << 6)
63#define TDCR_BURSTSZ_32B (0x6 << 6)
64#define TDCR_BURSTSZ_64B (0x7 << 6)
65#define TDCR_BURSTSZ_SQU_1B (0x5 << 6)
66#define TDCR_BURSTSZ_SQU_2B (0x6 << 6)
67#define TDCR_BURSTSZ_SQU_4B (0x0 << 6)
68#define TDCR_BURSTSZ_SQU_8B (0x1 << 6)
69#define TDCR_BURSTSZ_SQU_16B (0x3 << 6)
70#define TDCR_BURSTSZ_SQU_32B (0x7 << 6)
71#define TDCR_BURSTSZ_128B (0x5 << 6)
72#define TDCR_DSTDIR_MSK (0x3 << 4) /* Dst Direction */
73#define TDCR_DSTDIR_ADDR_HOLD (0x2 << 4) /* Dst Addr Hold */
74#define TDCR_DSTDIR_ADDR_INC (0x0 << 4) /* Dst Addr Increment */
75#define TDCR_SRCDIR_MSK (0x3 << 2) /* Src Direction */
76#define TDCR_SRCDIR_ADDR_HOLD (0x2 << 2) /* Src Addr Hold */
77#define TDCR_SRCDIR_ADDR_INC (0x0 << 2) /* Src Addr Increment */
78#define TDCR_DSTDESCCONT (0x1 << 1)
79#define TDCR_SRCDESTCONT (0x1 << 0)
80
81/* Two-Channel DMA Int Mask Register */
82#define TDIMR_COMP (0x1 << 0)
83
84/* Two-Channel DMA Int Status Register */
85#define TDISR_COMP (0x1 << 0)
86
87/*
88 * Two-Channel DMA Descriptor Struct
89 * NOTE: desc's buf must be aligned to 16 bytes.
90 */
91struct mmp_tdma_desc {
92 u32 byte_cnt;
93 u32 src_addr;
94 u32 dst_addr;
95 u32 nxt_desc;
96};
97
98enum mmp_tdma_type {
99 MMP_AUD_TDMA = 0,
100 PXA910_SQU,
101};
102
103#define TDMA_MAX_XFER_BYTES SZ_64K
104
105struct mmp_tdma_chan {
106 struct device *dev;
107 struct dma_chan chan;
108 struct dma_async_tx_descriptor desc;
109 struct tasklet_struct tasklet;
110
111 struct mmp_tdma_desc *desc_arr;
112 dma_addr_t desc_arr_phys;
113 int desc_num;
114 enum dma_transfer_direction dir;
115 dma_addr_t dev_addr;
116 u32 burst_sz;
117 enum dma_slave_buswidth buswidth;
118 enum dma_status status;
119 struct dma_slave_config slave_config;
120
121 int idx;
122 enum mmp_tdma_type type;
123 int irq;
124 void __iomem *reg_base;
125
126 size_t buf_len;
127 size_t period_len;
128 size_t pos;
129
130 struct gen_pool *pool;
131};
132
133#define TDMA_CHANNEL_NUM 2
134struct mmp_tdma_device {
135 struct device *dev;
136 void __iomem *base;
137 struct dma_device device;
138 struct mmp_tdma_chan *tdmac[TDMA_CHANNEL_NUM];
139};
140
141#define to_mmp_tdma_chan(dchan) container_of(dchan, struct mmp_tdma_chan, chan)
142
143static int mmp_tdma_config_write(struct dma_chan *chan,
144 enum dma_transfer_direction dir,
145 struct dma_slave_config *dmaengine_cfg);
146
147static void mmp_tdma_chan_set_desc(struct mmp_tdma_chan *tdmac, dma_addr_t phys)
148{
149 writel(phys, tdmac->reg_base + TDNDPR);
150 writel(readl(tdmac->reg_base + TDCR) | TDCR_FETCHND,
151 tdmac->reg_base + TDCR);
152}
153
154static void mmp_tdma_enable_irq(struct mmp_tdma_chan *tdmac, bool enable)
155{
156 if (enable)
157 writel(TDIMR_COMP, tdmac->reg_base + TDIMR);
158 else
159 writel(0, tdmac->reg_base + TDIMR);
160}
161
162static void mmp_tdma_enable_chan(struct mmp_tdma_chan *tdmac)
163{
164 /* enable dma chan */
165 writel(readl(tdmac->reg_base + TDCR) | TDCR_CHANEN,
166 tdmac->reg_base + TDCR);
167 tdmac->status = DMA_IN_PROGRESS;
168}
169
170static int mmp_tdma_disable_chan(struct dma_chan *chan)
171{
172 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
173 u32 tdcr;
174
175 tdcr = readl(tdmac->reg_base + TDCR);
176 tdcr |= TDCR_ABR;
177 tdcr &= ~TDCR_CHANEN;
178 writel(tdcr, tdmac->reg_base + TDCR);
179
180 tdmac->status = DMA_COMPLETE;
181
182 return 0;
183}
184
185static int mmp_tdma_resume_chan(struct dma_chan *chan)
186{
187 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
188
189 writel(readl(tdmac->reg_base + TDCR) | TDCR_CHANEN,
190 tdmac->reg_base + TDCR);
191 tdmac->status = DMA_IN_PROGRESS;
192
193 return 0;
194}
195
196static int mmp_tdma_pause_chan(struct dma_chan *chan)
197{
198 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
199
200 writel(readl(tdmac->reg_base + TDCR) & ~TDCR_CHANEN,
201 tdmac->reg_base + TDCR);
202 tdmac->status = DMA_PAUSED;
203
204 return 0;
205}
206
207static int mmp_tdma_config_chan(struct dma_chan *chan)
208{
209 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
210 unsigned int tdcr = 0;
211
212 mmp_tdma_disable_chan(chan);
213
214 if (tdmac->dir == DMA_MEM_TO_DEV)
215 tdcr = TDCR_DSTDIR_ADDR_HOLD | TDCR_SRCDIR_ADDR_INC;
216 else if (tdmac->dir == DMA_DEV_TO_MEM)
217 tdcr = TDCR_SRCDIR_ADDR_HOLD | TDCR_DSTDIR_ADDR_INC;
218
219 if (tdmac->type == MMP_AUD_TDMA) {
220 tdcr |= TDCR_PACKMOD;
221
222 switch (tdmac->burst_sz) {
223 case 4:
224 tdcr |= TDCR_BURSTSZ_4B;
225 break;
226 case 8:
227 tdcr |= TDCR_BURSTSZ_8B;
228 break;
229 case 16:
230 tdcr |= TDCR_BURSTSZ_16B;
231 break;
232 case 32:
233 tdcr |= TDCR_BURSTSZ_32B;
234 break;
235 case 64:
236 tdcr |= TDCR_BURSTSZ_64B;
237 break;
238 case 128:
239 tdcr |= TDCR_BURSTSZ_128B;
240 break;
241 default:
242 dev_err(tdmac->dev, "mmp_tdma: unknown burst size.\n");
243 return -EINVAL;
244 }
245
246 switch (tdmac->buswidth) {
247 case DMA_SLAVE_BUSWIDTH_1_BYTE:
248 tdcr |= TDCR_SSZ_8_BITS;
249 break;
250 case DMA_SLAVE_BUSWIDTH_2_BYTES:
251 tdcr |= TDCR_SSZ_16_BITS;
252 break;
253 case DMA_SLAVE_BUSWIDTH_4_BYTES:
254 tdcr |= TDCR_SSZ_32_BITS;
255 break;
256 default:
257 dev_err(tdmac->dev, "mmp_tdma: unknown bus size.\n");
258 return -EINVAL;
259 }
260 } else if (tdmac->type == PXA910_SQU) {
261 tdcr |= TDCR_SSPMOD;
262
263 switch (tdmac->burst_sz) {
264 case 1:
265 tdcr |= TDCR_BURSTSZ_SQU_1B;
266 break;
267 case 2:
268 tdcr |= TDCR_BURSTSZ_SQU_2B;
269 break;
270 case 4:
271 tdcr |= TDCR_BURSTSZ_SQU_4B;
272 break;
273 case 8:
274 tdcr |= TDCR_BURSTSZ_SQU_8B;
275 break;
276 case 16:
277 tdcr |= TDCR_BURSTSZ_SQU_16B;
278 break;
279 case 32:
280 tdcr |= TDCR_BURSTSZ_SQU_32B;
281 break;
282 default:
283 dev_err(tdmac->dev, "mmp_tdma: unknown burst size.\n");
284 return -EINVAL;
285 }
286 }
287
288 writel(tdcr, tdmac->reg_base + TDCR);
289 return 0;
290}
291
292static int mmp_tdma_clear_chan_irq(struct mmp_tdma_chan *tdmac)
293{
294 u32 reg = readl(tdmac->reg_base + TDISR);
295
296 if (reg & TDISR_COMP) {
297 /* clear irq */
298 reg &= ~TDISR_COMP;
299 writel(reg, tdmac->reg_base + TDISR);
300
301 return 0;
302 }
303 return -EAGAIN;
304}
305
306static size_t mmp_tdma_get_pos(struct mmp_tdma_chan *tdmac)
307{
308 size_t reg;
309
310 if (tdmac->idx == 0) {
311 reg = __raw_readl(tdmac->reg_base + TDSAR);
312 reg -= tdmac->desc_arr[0].src_addr;
313 } else if (tdmac->idx == 1) {
314 reg = __raw_readl(tdmac->reg_base + TDDAR);
315 reg -= tdmac->desc_arr[0].dst_addr;
316 } else
317 return -EINVAL;
318
319 return reg;
320}
321
322static irqreturn_t mmp_tdma_chan_handler(int irq, void *dev_id)
323{
324 struct mmp_tdma_chan *tdmac = dev_id;
325
326 if (mmp_tdma_clear_chan_irq(tdmac) == 0) {
327 tasklet_schedule(&tdmac->tasklet);
328 return IRQ_HANDLED;
329 } else
330 return IRQ_NONE;
331}
332
333static irqreturn_t mmp_tdma_int_handler(int irq, void *dev_id)
334{
335 struct mmp_tdma_device *tdev = dev_id;
336 int i, ret;
337 int irq_num = 0;
338
339 for (i = 0; i < TDMA_CHANNEL_NUM; i++) {
340 struct mmp_tdma_chan *tdmac = tdev->tdmac[i];
341
342 ret = mmp_tdma_chan_handler(irq, tdmac);
343 if (ret == IRQ_HANDLED)
344 irq_num++;
345 }
346
347 if (irq_num)
348 return IRQ_HANDLED;
349 else
350 return IRQ_NONE;
351}
352
353static void dma_do_tasklet(unsigned long data)
354{
355 struct mmp_tdma_chan *tdmac = (struct mmp_tdma_chan *)data;
356
357 dmaengine_desc_get_callback_invoke(&tdmac->desc, NULL);
358}
359
360static void mmp_tdma_free_descriptor(struct mmp_tdma_chan *tdmac)
361{
362 struct gen_pool *gpool;
363 int size = tdmac->desc_num * sizeof(struct mmp_tdma_desc);
364
365 gpool = tdmac->pool;
366 if (gpool && tdmac->desc_arr)
367 gen_pool_free(gpool, (unsigned long)tdmac->desc_arr,
368 size);
369 tdmac->desc_arr = NULL;
370
371 return;
372}
373
374static dma_cookie_t mmp_tdma_tx_submit(struct dma_async_tx_descriptor *tx)
375{
376 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(tx->chan);
377
378 mmp_tdma_chan_set_desc(tdmac, tdmac->desc_arr_phys);
379
380 return 0;
381}
382
383static int mmp_tdma_alloc_chan_resources(struct dma_chan *chan)
384{
385 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
386 int ret;
387
388 dma_async_tx_descriptor_init(&tdmac->desc, chan);
389 tdmac->desc.tx_submit = mmp_tdma_tx_submit;
390
391 if (tdmac->irq) {
392 ret = devm_request_irq(tdmac->dev, tdmac->irq,
393 mmp_tdma_chan_handler, 0, "tdma", tdmac);
394 if (ret)
395 return ret;
396 }
397 return 1;
398}
399
400static void mmp_tdma_free_chan_resources(struct dma_chan *chan)
401{
402 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
403
404 if (tdmac->irq)
405 devm_free_irq(tdmac->dev, tdmac->irq, tdmac);
406 mmp_tdma_free_descriptor(tdmac);
407 return;
408}
409
410static struct mmp_tdma_desc *mmp_tdma_alloc_descriptor(struct mmp_tdma_chan *tdmac)
411{
412 struct gen_pool *gpool;
413 int size = tdmac->desc_num * sizeof(struct mmp_tdma_desc);
414
415 gpool = tdmac->pool;
416 if (!gpool)
417 return NULL;
418
419 tdmac->desc_arr = gen_pool_dma_alloc(gpool, size, &tdmac->desc_arr_phys);
420
421 return tdmac->desc_arr;
422}
423
424static struct dma_async_tx_descriptor *mmp_tdma_prep_dma_cyclic(
425 struct dma_chan *chan, dma_addr_t dma_addr, size_t buf_len,
426 size_t period_len, enum dma_transfer_direction direction,
427 unsigned long flags)
428{
429 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
430 struct mmp_tdma_desc *desc;
431 int num_periods = buf_len / period_len;
432 int i = 0, buf = 0;
433
434 if (tdmac->status != DMA_COMPLETE)
435 return NULL;
436
437 if (period_len > TDMA_MAX_XFER_BYTES) {
438 dev_err(tdmac->dev,
439 "maximum period size exceeded: %zu > %d\n",
440 period_len, TDMA_MAX_XFER_BYTES);
441 goto err_out;
442 }
443
444 tdmac->status = DMA_IN_PROGRESS;
445 tdmac->desc_num = num_periods;
446 desc = mmp_tdma_alloc_descriptor(tdmac);
447 if (!desc)
448 goto err_out;
449
450 mmp_tdma_config_write(chan, direction, &tdmac->slave_config);
451
452 while (buf < buf_len) {
453 desc = &tdmac->desc_arr[i];
454
455 if (i + 1 == num_periods)
456 desc->nxt_desc = tdmac->desc_arr_phys;
457 else
458 desc->nxt_desc = tdmac->desc_arr_phys +
459 sizeof(*desc) * (i + 1);
460
461 if (direction == DMA_MEM_TO_DEV) {
462 desc->src_addr = dma_addr;
463 desc->dst_addr = tdmac->dev_addr;
464 } else {
465 desc->src_addr = tdmac->dev_addr;
466 desc->dst_addr = dma_addr;
467 }
468 desc->byte_cnt = period_len;
469 dma_addr += period_len;
470 buf += period_len;
471 i++;
472 }
473
474 /* enable interrupt */
475 if (flags & DMA_PREP_INTERRUPT)
476 mmp_tdma_enable_irq(tdmac, true);
477
478 tdmac->buf_len = buf_len;
479 tdmac->period_len = period_len;
480 tdmac->pos = 0;
481
482 return &tdmac->desc;
483
484err_out:
485 tdmac->status = DMA_ERROR;
486 return NULL;
487}
488
489static int mmp_tdma_terminate_all(struct dma_chan *chan)
490{
491 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
492
493 mmp_tdma_disable_chan(chan);
494 /* disable interrupt */
495 mmp_tdma_enable_irq(tdmac, false);
496
497 return 0;
498}
499
500static int mmp_tdma_config(struct dma_chan *chan,
501 struct dma_slave_config *dmaengine_cfg)
502{
503 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
504
505 memcpy(&tdmac->slave_config, dmaengine_cfg, sizeof(*dmaengine_cfg));
506
507 return 0;
508}
509
510static int mmp_tdma_config_write(struct dma_chan *chan,
511 enum dma_transfer_direction dir,
512 struct dma_slave_config *dmaengine_cfg)
513{
514 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
515
516 if (dir == DMA_DEV_TO_MEM) {
517 tdmac->dev_addr = dmaengine_cfg->src_addr;
518 tdmac->burst_sz = dmaengine_cfg->src_maxburst;
519 tdmac->buswidth = dmaengine_cfg->src_addr_width;
520 } else {
521 tdmac->dev_addr = dmaengine_cfg->dst_addr;
522 tdmac->burst_sz = dmaengine_cfg->dst_maxburst;
523 tdmac->buswidth = dmaengine_cfg->dst_addr_width;
524 }
525 tdmac->dir = dir;
526
527 return mmp_tdma_config_chan(chan);
528}
529
530static enum dma_status mmp_tdma_tx_status(struct dma_chan *chan,
531 dma_cookie_t cookie, struct dma_tx_state *txstate)
532{
533 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
534
535 tdmac->pos = mmp_tdma_get_pos(tdmac);
536 dma_set_tx_state(txstate, chan->completed_cookie, chan->cookie,
537 tdmac->buf_len - tdmac->pos);
538
539 return tdmac->status;
540}
541
542static void mmp_tdma_issue_pending(struct dma_chan *chan)
543{
544 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
545
546 mmp_tdma_enable_chan(tdmac);
547}
548
549static int mmp_tdma_remove(struct platform_device *pdev)
550{
551 return 0;
552}
553
554static int mmp_tdma_chan_init(struct mmp_tdma_device *tdev,
555 int idx, int irq,
556 int type, struct gen_pool *pool)
557{
558 struct mmp_tdma_chan *tdmac;
559
560 if (idx >= TDMA_CHANNEL_NUM) {
561 dev_err(tdev->dev, "too many channels for device!\n");
562 return -EINVAL;
563 }
564
565 /* alloc channel */
566 tdmac = devm_kzalloc(tdev->dev, sizeof(*tdmac), GFP_KERNEL);
567 if (!tdmac)
568 return -ENOMEM;
569
570 if (irq)
571 tdmac->irq = irq;
572 tdmac->dev = tdev->dev;
573 tdmac->chan.device = &tdev->device;
574 tdmac->idx = idx;
575 tdmac->type = type;
576 tdmac->reg_base = tdev->base + idx * 4;
577 tdmac->pool = pool;
578 tdmac->status = DMA_COMPLETE;
579 tdev->tdmac[tdmac->idx] = tdmac;
580 tasklet_init(&tdmac->tasklet, dma_do_tasklet, (unsigned long)tdmac);
581
582 /* add the channel to tdma_chan list */
583 list_add_tail(&tdmac->chan.device_node,
584 &tdev->device.channels);
585 return 0;
586}
587
588struct mmp_tdma_filter_param {
589 struct device_node *of_node;
590 unsigned int chan_id;
591};
592
593static bool mmp_tdma_filter_fn(struct dma_chan *chan, void *fn_param)
594{
595 struct mmp_tdma_filter_param *param = fn_param;
596 struct mmp_tdma_chan *tdmac = to_mmp_tdma_chan(chan);
597 struct dma_device *pdma_device = tdmac->chan.device;
598
599 if (pdma_device->dev->of_node != param->of_node)
600 return false;
601
602 if (chan->chan_id != param->chan_id)
603 return false;
604
605 return true;
606}
607
608static struct dma_chan *mmp_tdma_xlate(struct of_phandle_args *dma_spec,
609 struct of_dma *ofdma)
610{
611 struct mmp_tdma_device *tdev = ofdma->of_dma_data;
612 dma_cap_mask_t mask = tdev->device.cap_mask;
613 struct mmp_tdma_filter_param param;
614
615 if (dma_spec->args_count != 1)
616 return NULL;
617
618 param.of_node = ofdma->of_node;
619 param.chan_id = dma_spec->args[0];
620
621 if (param.chan_id >= TDMA_CHANNEL_NUM)
622 return NULL;
623
624 return dma_request_channel(mask, mmp_tdma_filter_fn, &param);
625}
626
627static const struct of_device_id mmp_tdma_dt_ids[] = {
628 { .compatible = "marvell,adma-1.0", .data = (void *)MMP_AUD_TDMA},
629 { .compatible = "marvell,pxa910-squ", .data = (void *)PXA910_SQU},
630 {}
631};
632MODULE_DEVICE_TABLE(of, mmp_tdma_dt_ids);
633
634static int mmp_tdma_probe(struct platform_device *pdev)
635{
636 enum mmp_tdma_type type;
637 const struct of_device_id *of_id;
638 struct mmp_tdma_device *tdev;
639 struct resource *iores;
640 int i, ret;
641 int irq = 0, irq_num = 0;
642 int chan_num = TDMA_CHANNEL_NUM;
643 struct gen_pool *pool = NULL;
644
645 of_id = of_match_device(mmp_tdma_dt_ids, &pdev->dev);
646 if (of_id)
647 type = (enum mmp_tdma_type) of_id->data;
648 else
649 type = platform_get_device_id(pdev)->driver_data;
650
651 /* always have couple channels */
652 tdev = devm_kzalloc(&pdev->dev, sizeof(*tdev), GFP_KERNEL);
653 if (!tdev)
654 return -ENOMEM;
655
656 tdev->dev = &pdev->dev;
657
658 for (i = 0; i < chan_num; i++) {
659 if (platform_get_irq(pdev, i) > 0)
660 irq_num++;
661 }
662
663 iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
664 tdev->base = devm_ioremap_resource(&pdev->dev, iores);
665 if (IS_ERR(tdev->base))
666 return PTR_ERR(tdev->base);
667
668 INIT_LIST_HEAD(&tdev->device.channels);
669
670 if (pdev->dev.of_node)
671 pool = of_gen_pool_get(pdev->dev.of_node, "asram", 0);
672 else
673 pool = sram_get_gpool("asram");
674 if (!pool) {
675 dev_err(&pdev->dev, "asram pool not available\n");
676 return -ENOMEM;
677 }
678
679 if (irq_num != chan_num) {
680 irq = platform_get_irq(pdev, 0);
681 ret = devm_request_irq(&pdev->dev, irq,
682 mmp_tdma_int_handler, 0, "tdma", tdev);
683 if (ret)
684 return ret;
685 }
686
687 /* initialize channel parameters */
688 for (i = 0; i < chan_num; i++) {
689 irq = (irq_num != chan_num) ? 0 : platform_get_irq(pdev, i);
690 ret = mmp_tdma_chan_init(tdev, i, irq, type, pool);
691 if (ret)
692 return ret;
693 }
694
695 dma_cap_set(DMA_SLAVE, tdev->device.cap_mask);
696 dma_cap_set(DMA_CYCLIC, tdev->device.cap_mask);
697 tdev->device.dev = &pdev->dev;
698 tdev->device.device_alloc_chan_resources =
699 mmp_tdma_alloc_chan_resources;
700 tdev->device.device_free_chan_resources =
701 mmp_tdma_free_chan_resources;
702 tdev->device.device_prep_dma_cyclic = mmp_tdma_prep_dma_cyclic;
703 tdev->device.device_tx_status = mmp_tdma_tx_status;
704 tdev->device.device_issue_pending = mmp_tdma_issue_pending;
705 tdev->device.device_config = mmp_tdma_config;
706 tdev->device.device_pause = mmp_tdma_pause_chan;
707 tdev->device.device_resume = mmp_tdma_resume_chan;
708 tdev->device.device_terminate_all = mmp_tdma_terminate_all;
709 tdev->device.copy_align = DMAENGINE_ALIGN_8_BYTES;
710
711 dma_set_mask(&pdev->dev, DMA_BIT_MASK(64));
712 platform_set_drvdata(pdev, tdev);
713
714 ret = dmaenginem_async_device_register(&tdev->device);
715 if (ret) {
716 dev_err(tdev->device.dev, "unable to register\n");
717 return ret;
718 }
719
720 if (pdev->dev.of_node) {
721 ret = of_dma_controller_register(pdev->dev.of_node,
722 mmp_tdma_xlate, tdev);
723 if (ret) {
724 dev_err(tdev->device.dev,
725 "failed to register controller\n");
726 return ret;
727 }
728 }
729
730 dev_info(tdev->device.dev, "initialized\n");
731 return 0;
732}
733
734static const struct platform_device_id mmp_tdma_id_table[] = {
735 { "mmp-adma", MMP_AUD_TDMA },
736 { "pxa910-squ", PXA910_SQU },
737 { },
738};
739
740static struct platform_driver mmp_tdma_driver = {
741 .driver = {
742 .name = "mmp-tdma",
743 .of_match_table = mmp_tdma_dt_ids,
744 },
745 .id_table = mmp_tdma_id_table,
746 .probe = mmp_tdma_probe,
747 .remove = mmp_tdma_remove,
748};
749
750module_platform_driver(mmp_tdma_driver);
751
752MODULE_LICENSE("GPL");
753MODULE_DESCRIPTION("MMP Two-Channel DMA Driver");
754MODULE_ALIAS("platform:mmp-tdma");
755MODULE_AUTHOR("Leo Yan <leoy@marvell.com>");
756MODULE_AUTHOR("Zhangfei Gao <zhangfei.gao@marvell.com>");
757