| 1 | //===-- RISCVRegisterBankInfo.h ---------------------------------*- C++ -*-===// |
|---|
| 2 | // |
|---|
| 3 | // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. |
|---|
| 4 | // See https://llvm.org/LICENSE.txt for license information. |
|---|
| 5 | // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception |
|---|
| 6 | // |
|---|
| 7 | //===----------------------------------------------------------------------===// |
|---|
| 8 | /// \file |
|---|
| 9 | /// This file declares the targeting of the RegisterBankInfo class for RISC-V. |
|---|
| 10 | /// \todo This should be generated by TableGen. |
|---|
| 11 | //===----------------------------------------------------------------------===// |
|---|
| 12 | |
|---|
| 13 | #ifndef LLVM_LIB_TARGET_RISCV_RISCVREGISTERBANKINFO_H |
|---|
| 14 | #define LLVM_LIB_TARGET_RISCV_RISCVREGISTERBANKINFO_H |
|---|
| 15 | |
|---|
| 16 | #include "llvm/CodeGen/RegisterBankInfo.h" |
|---|
| 17 | |
|---|
| 18 | #define GET_REGBANK_DECLARATIONS |
|---|
| 19 | #include "RISCVGenRegisterBank.inc" |
|---|
| 20 | |
|---|
| 21 | namespace llvm { |
|---|
| 22 | |
|---|
| 23 | class TargetRegisterInfo; |
|---|
| 24 | |
|---|
| 25 | class RISCVGenRegisterBankInfo : public RegisterBankInfo { |
|---|
| 26 | protected: |
|---|
| 27 | #define GET_TARGET_REGBANK_CLASS |
|---|
| 28 | #include "RISCVGenRegisterBank.inc" |
|---|
| 29 | }; |
|---|
| 30 | |
|---|
| 31 | /// This class provides the information for the target register banks. |
|---|
| 32 | class RISCVRegisterBankInfo final : public RISCVGenRegisterBankInfo { |
|---|
| 33 | public: |
|---|
| 34 | RISCVRegisterBankInfo(unsigned HwMode); |
|---|
| 35 | |
|---|
| 36 | const RegisterBank &getRegBankFromRegClass(const TargetRegisterClass &RC, |
|---|
| 37 | LLT Ty) const override; |
|---|
| 38 | |
|---|
| 39 | const InstructionMapping & |
|---|
| 40 | getInstrMapping(const MachineInstr &MI) const override; |
|---|
| 41 | |
|---|
| 42 | private: |
|---|
| 43 | /// \returns true if \p MI only uses and defines FPRs. |
|---|
| 44 | bool hasFPConstraints(const MachineInstr &MI, const MachineRegisterInfo &MRI, |
|---|
| 45 | const TargetRegisterInfo &TRI) const; |
|---|
| 46 | |
|---|
| 47 | /// \returns true if \p MI only uses FPRs. |
|---|
| 48 | bool onlyUsesFP(const MachineInstr &MI, const MachineRegisterInfo &MRI, |
|---|
| 49 | const TargetRegisterInfo &TRI) const; |
|---|
| 50 | |
|---|
| 51 | /// \returns true if any use of \p Def only user FPRs. |
|---|
| 52 | bool anyUseOnlyUseFP(Register Def, const MachineRegisterInfo &MRI, |
|---|
| 53 | const TargetRegisterInfo &TRI) const; |
|---|
| 54 | |
|---|
| 55 | /// \returns true if \p MI only defines FPRs. |
|---|
| 56 | bool onlyDefinesFP(const MachineInstr &MI, const MachineRegisterInfo &MRI, |
|---|
| 57 | const TargetRegisterInfo &TRI) const; |
|---|
| 58 | }; |
|---|
| 59 | } // end namespace llvm |
|---|
| 60 | #endif |
|---|
| 61 | |
|---|
